


DATA BOOK

HITACHI IC Memory No.1

SRAM, SRAM Module, PSRAM, AS Memory and ECL RAM

HITACHI



HITACHI IC Memory DATA BOOK No.1

SRAM, SRAM Module, PSRAM, As Memory and ECL RAM

HITACHI

ADE-403-001H

CONTENTS

Quick Reference Guide to Hitachi IC Memories	17
• MOS RAM	17
• MOS ROM	44
• ECL RAM	49
Package Informations	51
Plastic DIP	51
• CERDIP	56
Plastic ZIP	58
Flat Package	60
Chip Carrier	73
Reliability of Hitachi IC Memories	79
Quality Assurance of IC Memories	101
Outline of Testing Method	109
Application	110
Static RAM	110
Pseudo Static RAM	112
Specific Memories for Graphic/Video Applications	116
Dynamic RAM	123
• EEPROM	129
• FLASH MEMORY	
• EPROM/OTPROM	
Mask ROM Programming Instruction	
Instructions for Using Memory Devices	143
Data Sheets	147
MOS Static RAM	
HM6716/HM6719 Series 2048-word × 8-bit/2048-word × 9-bit RAM (Bi-CMOS)	149
HM6268 Series 4096-word × 4-bit RAM (CMOS)	154

HM6267 Series HM6267P-35/45/55 HM6267LP-35/45/55	16384-word X 1-bit RAM (CMOS)	159
HM6264A Series HM6264AP-10/12/15 HM6264ALP-10/12/15 HM6264ALP-10L/12L/15L HM6264ASP-10/12/15 HM6264ALSP-10/12/15 HM6264ALSP-10L/12L/15L HM6264AFP-10/12/15 HM6264ALFP-10/12/15	8192-word × 8-bit RAM (CMOS)	164
HM6289 Series HM6289JP-25/35 HM6289LJP-25/35	16384-word X 4-bit RAM (CMOS)	171
HM6789HA Series HM6789HAP-12/15 HM6789HAJP-12/15	16384-word × 4-bit RAM with $\overline{\text{OE}}$ (Bi-CMOS)	180
HM6288 Series HM6288P-25/35 HM6288LP-25/35 HM6288JP-25/35 HM6288LJP-25/35	16384-word × 4-bit RAM (CMOS)	190
HM6788HA Series HM6788HAP-12/15/20	16384-word × 4-bit RAM (Bi-CMOS)	195
HM6287/H Series HM6287P-45/55/70 HM6287LP-45/55/70 HM6287HP-25/35 HM6287HLP-25/35 HM6287HJP-25/35 HM6287HJP-25/35	65536-word × 1-bit RAM (CMOS)	202
HM6787HA Series HM6787HAP-12/15 HM6787HAJP-12/15	65536-word × 1-bit RAM (Bi-CMOS)	208

HM62256 Series HM62256P-8/10/12/15 HM62256LP-8/10/12/15 HM62256LP-10SL/12SL/15S HM62256FP-8T/10T/12T/15 HM62256LFP-8T/10T/12T/15 HM62256LFP-10SLT/12SLT/1	T 5T	215
HM62256A Series HM62256AP-8/10/12/15 HM62256ALP-8/10/12/15 HM62256ALP-8SL/10SL/128 HM62256AFP-8T/10T/12T/1 HM62256ALFP-8SLT/10SLT HM62256ALFP-8SLT/10SLT HM62256ALSP-8/10/12/15 HM62256ALSP-8/10/12/15 HM62256ALSP-8SL/10SL/12 HM62256ALT-8/10/12/15 HM62256ALR-8/10/12/15 HM62256ALR-8SL/10SL/128	5T 15T 712SLT/15SLT 2SL/15SL	223
HM62832H Series HM62832HP-25/35/45 HM62832HLP-25/35/45 HM62832HJP-25/35/45 HM62832HLJP-25/35/45	32768-word × 8-bit RAM (CMOS)	234
HM62832UH Series HM62832UHP-15/20 HM62832UHLP-15/20 HM62832UHJP-15/20 HM62832UHLJP-15/20	32768-word × 8-bit RAM (CMOS)	246
HM67832SH Series HM67832SHJP-10/12	32768-word × 8-bit RAM (Bi-CMOS)	256
HM6709A Series HM6709AJP-15/20/25	65536-word × 4-bit RAM (Bi-CMOS)	265
HM6208H Series HM6208HP-25/35 HM6208HLP-25/35 HM6208HJP-25/35 HM6208HLJP-25/35	65536-word × 4-bit RAM (CMOS)	277

HM6708SH/HM6709SH Series HM6708SHJP-10/12 HM6709SHJP-10/12 (with Of	65536-word × 4-bit RAM (Bi-CMOS)	283
HM6708A Series HM6708AP-15/20 HM6708AJP-15/20	65536-word × 4-bit RAM (Bi-CMOS)	293
HM6207H Series HM6207HP-25/35/45 HM6207HLP-25/35/45 HM6207HJP-25/35/45 HM6207HLJP-25/35/45	262144-word × 1-bit RAM (CMOS)	301
HM6707A Series HM6707AP-15/20 HM6707AJP-15/20	262144-word X 1-bit RAM (Bi-CMOS)	307
HM628128 Series HM628128P-7/8/10/12 HM628128LP-7/8/10/12 HM628128LP-7SL/8SL/10SL/ HM628128FP-7/8/10/12	131072-word × 8-bit RAM (CMOS)	314
HM628128LFP-7/8/10/12 HM628128LFP-7SL/8SL/10SL HM628128T-7/8/10/12 HM628128LT-7/8/10/12 HM628128LT-7L/8L/10L/12L HM628128R-7/8/10/12 HM628128LR-7/8/10/12	_/12SL	
HM628128LR-7L/8L/10L/12L		
HM628128A Series HM628128AP-5/7/8/10 HM628128ALP-5/7/8/10 HM628128ALP-5SL/7SL/8SL/	131072-word × 8-bit RAM (CMOS)	326
HM628128AFP-5/7/8/10 HM628128ALFP-5/7/8/10 HM628128ALFP-5SL/7SL/8SL		
HM628128AT-5/7/8/10 HM628128ALT-5/7/8/10 HM628128ALT-5L/7L/8L/10L HM628128AR-5/7/8/10		
HM628128ALR-5/7/8/10 HM628128ALR-5L/7L/8L/10L		

HM629128 Series HM629128P-5/7/8/10 HM629128LP-5/7/8/10 HM629128LP-5SL/7SL/8SL/ HM629128FP-5/7/8/10 HM629128LFP-5/7/8/10 HM629128LFP-5SL/7SL/8SL HM629128T-5/7/8/10 HM629128LT-5/7/8/10 HM629128LT-5L/7L/8L/10L HM629128LR-5/7/8/10 HM629128LR-5/7/8/10		328
HM62V8128 Series HM62V8128P-15 HM62V8128LP-15/15SL HM62V8128FP-15 HM62V8128LFP-15/15SL HM62V8128T-15 HM62V8128T-15 HM62V8128R-15 HM62V8128R-15	131072-word × 8-bit RAM (CMOS)	330
HM624256A Series HM624256AP-20/25/35 HM624256ALP-20/25/35 HM624256AJP-20/25/35 HM624256ALJP-20/25/35	262144-word × 4-bit RAM (CMOS)	331
HM624257 Series HM624257JP-35/45 HM624257LJP-35/45	262144-word × 4-bit RAM (CMOS)	340
HM624257A Series HM624257AJP-20/25/35 HM624257ALJP-20/25/35	262144-word × 4-bit RAM (CMOS)	349
HM621100A Series HM621100AP-20/25/35 HM621100ALP-20/25/35 HM621100AJP-20/25/35 HM621100ALJP-20/25/35	1048576-word × 1-bit RAM (CMOS)	357

HM628512 Series	524288-word X 8-bit RAM (CMOS)	369
HM628512P-5/7/8/10		
HM628512FP-5/7/8/10		
HM628512LP-5/7/8/10		
HM628512LFP-5/7/8/10		
HM628512LP-5SL/7SL/8SL/	/10SL	
HM628512LFP-5SL/7SL/8S	L/10SL	
HM628512LTT-5/7/8/10		
HM628512LTT-5L/7L/8L/10L		
HM628512LRR-5/7/8/10		
HM628512LRR-5L/7L/8L/10	L	
HM628512TT-5/7/8/10		
HM628512RR-5/7/8/10		
HM621400 Series	4194304-word × 1-bit RAM (CMOS)	380
HM621400JP-25/30/35/45	(
HM621400JLP-30/35/45		
HM621400P-25/30/35/45		
HM621400LP-30/35/40		
HM624100 Series	1048576-word × 4-bit RAM (CMOS)	381
HM624100JP-25/30/35/45	((((((((((((((((((((001
HM624100JLP-30/35/45		
HM624100P-25/30/35/45		
HM624100LP-30/35/45		
Static RAM Module		
	101070 word > 0 h's DAMA 1	
HM66203 Series	131072-word × 8-bit RAM Module	385
HM66203-10/12/15 HM66203L-10/12/15		
HM66204 Series	131072-word × 8-bit RAM Module	391
HM66204-12/15		
HM66204L-12/15		
HM66205L Series	524288-word X 8-bit RAM Module	397
HM66205L-85/10/12		
HB66B1616A Series	16384-word × 16-bit RAM Module	407
HB66B1616A-25/35		
HB66A2568A Series	262144-word × 8-bit RAM Module	410
HB66A2568A-25/35	ESETTE WORLD O'DIT LIVIN MODULE	+13

MOS Pseudo Static RAM		
HM65256B Series HM65256BP-10/12/15/20 HM65256BLP-10/12/15/20 HM65256BSP-10/12/15/20 HM65256BLSP-10/12/15/20 HM65256BFP-10T/12T/15T/2	/20T	
HM658128A Series	131072-word × 8-bit RAM (CMOS)	438
HM658128ADP-8/10/12		
HM658128ALP-8/10/12		
HM658128ALP-8L/10L/12L		
HM658128ADFP-8/10/12		
HM658128ALFP-8/10/12		
HM658128ALFP-8L/10L/12L		
HM658128ADT-8/10/12		
HM658128ALT-8/10/12		
HM658128ALT-8L/10L/12L		
HM658128ADR-8/10/12		
HM658128ALR-8/10/12		
HM658128ALR-8L/10L/12L		
HM658512 Series	524288-word × 8-bit RAM (CMOS)	451
HM658512DP-8/10/12		
HM658512LP-8/10/12		
HM658512LP-8L/10L/12L		
HM658512DFP-8/10/12		
HM658512LFP-8/10/12		
HM658512LFP-8L/10L/12L		
HM658512DTT-8/10/12		
HM658512LTT-8/10/12		
HM658512LTT-8L/10L/12L		
HM658512DRR-8/10/12		
HM658512LRR-8/10/12		
HM658512LRR-8L/10L/12L		

	HM65V8512 Series HM65V8512DFP-12/15	524288-word × 8-bit RAM (CMOS)	462
	HM65V8512LFP-12/15 HM65V8512LFP-12L/15L		
	HM65V8512DTT-12/15 HM65V8512LTT-12/15 HM65V8512LTT-12L/15L		
	HM65V8512DRR-12/15		
	HM65V8512LRR-12/15 HM65V8512LRR-12L/15L		
•	Application Specific Memory		
	HM63021 Series HM63021P-28/34/45 HM63021FP-28/34/45	2048-word × 8-bit Line Memory	475
	HM53051 Series HM53051P-34/45/60 HM53051FP-34/45/60	262144-word X 4-bit Frame Memory	489
	HM53461/HM53462 Series HM53461P-10/12/15 HM53461ZP-10/12/15 HM53461JP-10/12/15	65536-word × 4-bit Multiport Video RAM	500
	HM53462P-10/12/15 HM53462ZP-10/12/15 HM53462JP-10/12/15	(with logic operation mode) (with logic operation mode) (with logic operation mode)	
	HM534251/HM534252 Series HM534251JP-10/11/12/15 HM534251ZP-10/11/12/15	262144-word × 4-bit Multiport Video RAM	521
	HM534252JP-10/11/12/15 HM534252ZP-10/11/12/15	(with logic operation mode) (with logic operation mode)	
ļ	HM538121/HM538122 Series HM538121JP-10/11/12/15	131072-word × 8-bit Multiport Video RAM	548
	HM538122JP-10/11/12/15	(with logic operation mode)	
1	HM534251A Series HM534251AJ-6/7/8/10 HM534251AZ-6/7/8/10 HM534251AT-6/7/8/10 HM534251AR-6/7/8/10	262144-word × 4-bit Multiport Video RAM	594

HM534253A Series HM534253AJ-6/7/8/10 HM534253AZ-6/7/8/10 HM534253AT-6/7/8/10 HM534253AR-6/7/8/10	262144-word × 4-bit Multiport Video RAM	621
HM538121A Series HM538121AJ-6/7/8/10	262144-word × 4-bit Multiport Video RAM	662
HM538123A Series HM538123AJ-6/7/8/10	131072-word X 8-bit Multiport Video RAM	688
HM538253 Series HM538253J-7/8/10 HM538253TT-7/8/10 HM538253RR-7/8/10	262144-word × 8-bit Multiport Video RAM	729
HM5316123 Series HM5316123F-8/10	131072-word 16-bit Multiport Video RAM	771
HM63921 Series HM63921P-20/25/35 HM63921JP-20/25/35	2048-word × 9-bit Parallel In-Out FIFO Memory	814
HM62A168/188 Series HM62A168CP-25/25R/35 HM62A188CP-25/25R/35 HM62A168BCP-25/35 HM62A188BCP-25/35	Direct Mapped 8192-word × 16 (18)-bit/2-way 4096-word × 16 (18)-bit Data RAM for Cache	831
HM62B168/188 Series HM62B168CP-25/35 HM62B188CP-25/35	Direct Mapped 8192-word × 16 (18)-bit/2-way 4096-word × 16 (18)-bit Data RAM for Cache	846
HM67B932 Series HM67B932CP-25	8192-word × 9-bit × 4-row Data RAM for Cache	862
HM62A2016 Series HM62A2016CP-17/20/25/30	Dual 8192-word × 20-bit Data RAM for Cache	877
HM62A2017 Series HM62A2017CP-17/20/25/30	Dual 8192-word × 20-bit Data RAM for Cache	892
HM62A9128/8128 Series HM62A9128JP-20	131072-word × 9 (8)-bit Synchronous RAM for Cache	893
HM62A8128JP-20		

ECL RAM		
HM10494 Series HM10494-10/12 HM10494JP-12	16384-word × 4-bit RAM (ECL 10 K)	. 897
HM10490 Series HM10490-10/12	65536-word × 1-bit RAM (ECL 10 K)	. 901
HM10500 Series HM10500-15	262144-word × 1-bit RAM (ECL 10 K)	. 904
HM100494/HM101494 Series HM100494JP-10/12 HM101494-10/12 HM101494F-8 HM101494JP-8/10/12	16384-word × 4-bit RAM (ECL 100 K/101 K)	907
HM101490 Series HM101490-10/12 HM101490JP-10/12	65536-word × 1-bit RAM (ECL 101 K)	913
HM100504/HM101504 Series HM100504F-10/12 HM100504JP-10/12 HM101504F-10/12 HM101504JP-10/12	65536-word × 4-bit RAM (ECL 100 K/101 K)	919
HM100500/HM101500 Series HM100500-18 HM100500F-18 HM100500CG-18 HM101500F-15	262144-word × 1-bit RAM (ECL 100 K/101 K)	926
HM101514 Series HM101514F-15 HM101514JP-13/15	262144-word × 4-bit RAM (ECL 101 K)	932
HM101510 Series HM101510F-15	1048576-word × 1-bit RAM (ECL 101 K)	938
HM101513 Series HM101513F-15	262144-word × 4-bit/524288-word × 2-bit RAM (ECL 101 K)	944
HM101515 Series HM101515F-15	262144-word × 4-bit RAM with $\overline{\text{OE}}$ (ECL 101 K)	951

Wide Temperature Range Line Up

Hitachi provides wide temperature range devices. The following are their type number, temperature, characteristics.

Type No.	Access time	Temperature range	Characteristics
HM628128PI/LPI-8	80 ns	-40°C to +85°C	I_{CC} = 45 mA, I_{CC1} = 80 mA, I_{CC2} = 40 mA, V_{IH} = 2.4 V, V_{IL} = 0.6 V
HM628128PI/LPI-10	100 ns	•	(Topr, Tbias, -40 to +85°C)
HM628128PI/LPI-12	120 ns	-	80 ns 100 ns 120 ns 15 ns
HM628128FPI/LFPI-8	80 ns	-	t _{WR2} 15 ns 15 ns 15 ns
HM628128FPI/LFPI-10	100 ns	<u>-</u>	t _R 50 ns* * V _{CC} rising time less than 50 ns. When V _{CC} rising
HM628128FPI/LFPI-12	120 ns		time is less 50 ns, t _R must be 50 ns or more.
HM62256API/LPI-10	100 ns	-40°C to +85°C	$I_{CC} = 20 \text{ mA}, V_{IH} = 2.4 \text{ V}, V_{IL} = 0.6 \text{ V}$
HM62256API/LPI-12	120 ns	<u>-</u>	I _{CC2} = 15 mA, t _{WR} = 15 ns I _{SDI} = 200 μA (Only L-versions)
HM62256API/LPI-15	150 ns	-	I _{CCDR} = 100 μA (Only L-versions)
HM62256AFPI/LFPI-10T	100 ns	_	
HM62256AFPI/LFPI-12T	120 ns	_	
HM62256AFPI/LFPI-15T	150 ns	<u>-</u>	
HN58C65PJ-25	250 ns	-40°C to +85°C	$V_{CC} = 5 \text{ V} \pm 10\%, t_{DH} = 30 \text{ ns}$
HN58C65FPI-25	250 ns	_	
HN58C256FPI-20	200 ns	-	$V_{CC} = 5 V \pm 10\%$
HN27C256HGJ-85	85 ns	-	$V_{CC} = 5 V \pm 5\%$
HN27C256HGJ-10	100 ns	-	
HN27C1024HGJ-10	100 ns	_	$V_{CC} = 5 \text{ V} \pm 10\%,$ $V_{IH} = 2.4 \text{ V}, V_{IL} = 0.45 \text{ V}$
HN27C101AGI-12	120 ns	_	V _{IH} = 2.4 V
HN27C101AGI-15	150 ns		
HN27C101AGI-23	230 ns		
HN27C301AGI-12	120 ns		
HN27C301AGI-15	150 ns	_	
HN27C301AGI-23	230 ns	-	
HN27C4096GI-12	120 ns	_	$V_{IH} = 2.4 \text{ V}, V_{IL} = 0.45 \text{ V}$
HN27C4096GI-15	150 ns	_	

Type No.	Access time	Temperature range	Characteristics
HN27C4096CCI-12	120 ns	-40°C to +85°C	V _{IH} = 2.4 V, V _{IL} = 0.45 V
HN27C4096CCI-15	150 ns	_	• • • • • • • • • • • • • • • • • • •
HN27C4096CPI-12	120 ns	-	
HN27C4096CPI-15	150 ns	-	
HN27C4001GI-12	120 ns	-	
HN27C4001GI-15	150 ns	-	
HN623257	150 ns	-40°C to +85°C	V _{IH} = 2.4 V, V _{IL} = 0.6 V
HN623258	200 ns	-	• • • • • • • • • • • • • • • • • • •
HN62321	150 ns	-	
HN62321B	200 ns	-	
HN62321E	200 ns	•	
HN62321A	150 ns	•	
HN62321G	150 ns	•	
HN62302B	200 ns	•	
HN62412	200 ns		
HN62442B	100 ns		V _{IH} = 2.4 V, V _{IL} = 0.45 V
HN62334B	150 ns		V _{IH} = 2.4 V, V _{IL} = 0.6 V
HN62314B	200 ns		
HN62434	150 ns		
HN62414	200 ns		
HN62444	100 ns		V _{IH} = 2.4 V, V _{IL} = 0.45 V
HN62444B	120 ns		
HN62318B	150 ns		V _{IH} = 2.4 V, V _{IL} = 0.6 V
HN62328B	200 ns		
HN62418	150 ns		
HN62428	200 ns		
HN624116	200 ns		

Refer to Hitachi IC Memory Data Book No.2 regarding EEPROM, Flash Memory, EPROM, OTPROM, and Mask ROM and Hitachi IC Memory Data Book No. 3 regarding DRAM and DRAM Module.

When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

MOS RAM

				Organiza-	Access	Cycle time	Packa	age											
Mode	Total bit	Type No.	Process	tion (word×bit)	(ns)	(ns) min	Pin No.	Р	FP	Т	R	π	RR	SP	ΖP	CG	СР	JP	М
Static	16 k-bit	HM6716-25	Bi-CMOS		25	25	24							•					
		HM6716-30	- (with OE)		30	30	-							•				****	
		HM6268-25	CMOS	4096×4	25	25	20	•											
		HM6268-35	-		35	35	-	•											
		HM6268-45	_		45	45	-	•			-								
		HM6268L-25	-		25	25		•											
		HM6268L-35	-		35	35	_	•											
		HM6268L-45	-		45	45	-	•											
		HM6267-35	-	16384×1	35	35	-	•											
		HM6267-45	-		45	45	-	•											
		HM6267-55	-		55	55	-	•			-						-		
		HM6267L-35	-		35	35	_	•											
		HM6267L-45	-		45	45	_	•											
		HM6267L-55	_		55	55		•											
	18 k-bit	HM6719-25	Bi-CMOS	2048×9	25	25	24							•					
		HM6719-30	-		30	30	-							•					
	64 k-bit	HM6264A-10	CMOS	8192×8	100	100	28	•	•					•					
		HM6264A-12	-		120	120	-	•	•					•					
		HM6264A-15	-	÷	150	150		•	•					•					
		HM6264AL-10	_		100	100	_	•	•					•					
		HM6264AL-12	_		120	120	_	•	•					•					
		HM6264AL-15	_		150	150	-	•	•					•					
		HM6264AL-10L	-		100	100		•	•					•		-			
		HM6264AL-12L	-		120	120	_	•	•					•					
		HM6264AL-15L	-		150	150	-	•	•					•					

					Access	Cycle	Packa											(cor	nt)
				Organiza- tion		time	Pin										· · · · · ·		_
Mode	Total bit	Type No.	Process	(word×bit)	max	(ns) min	No.	Р	FP	Т	R	тт	RR	SP Z	PC	G C	ΡJ	ΡŅ	1
Static	64 k-bit	HM6289-25	CMOS	16384×4	25	25	24										•	,	_
		HM6289-35			35	35	-							-		-	•)	_
		HM6289L-25			25	25	-										•	,	
		HM6289L-35	_		35	35	•										•	,	
		HM6789HA-12	Bi-CMOS	16384×4	12	12	-							•			•	,	
		HM6789HA-15	_	(with OE)	15	15	-							•			•	,	_
		HM6288-25	CMOS	16384×4	25	25	22,24	•									•	,	_
		HM6288-35			35	35	(SOJ)	•									•)	
		HM6288L-25	-		25	25	•	•									•)	
		HM6288L-35	-		35	35		•							*		•)	
		HM6788HA-12	Bi-CMOS	•	12	12	22							•					
		HM6788HA-15			15	15	-							•	***				
		HM6287-45	CMOS	65536×1	45	45	22,24	•											
		HM6287-55			55	55	(SOJ)	•											_
		HM6287-70	_		70	70		•		***************************************									
		HM6287L-45	-		45	45		•		-									_
		HM6287L-55	_		55	55		•				··							_
		HM6287L-70	- :		70	70		•											_
		HM6287H-25			25	25		•					 -				•		_
		HM6287H-35	_		35	35		•									•		
		HM6287HL-25	-		25	25		•									•		_
		HM6287HL-35	_		35	35		•									•		_
		HM6787HA-12	Bi-CMOS		12	12	22,24							•			•		_
		HM6787HA-15	-		15	15							- (•			•		_
	256 k-bit	HM62256-8	CMOS	32768×8	85	85	28	•	•										-
		HM62256-10	_		100	100		•	•										-

					Access		Packa	ge										(c	on
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FF	т	R	П	RR	SP	ZP	CG	CP .	ΙP	М
Static	256 k-bit	HM62256-12	CMOS	32768×8	120	120	28	•	•										
		HM62256-15			150	150		•	•										
		HM62256L-8			85	85	•	•	•										
		HM62256L-10			100	100	-	•	•										
		HM62256L-12			120	120	-	•	•										
		HM62256L-15			150	150	-	•	•										
		HM62256L-10SL			100	100	•	•	•										_
		HM62256L-12SL			120	120	•	•	•					-					
	HM62256L-15SL			150	150		•	•											
		HM62256A-8			85	85	28,32	•	•					•					_
		HM62256A-10			100	100	•	•	•					•					
		HM62256A-12			120	120	-	•	•					•					_
		HM62256A-15			150	150	•	•	•					•					
		HM62256AL-8			85	85	-	•	•	•	•			•				-	
		HM62256AL-10			100	100	•	•	•	•	•			•	-				
		HM62256AL-12			120	120	-	•	•	•	•			•					_
		HM62256AL-15			150	150	-	•	•	•	•	4-14-4-9-14-9-1		•					
		HM62256AL-8SL			85	85		•	•	•	•		· · · ·	•					
		HM62256AL-10SL			100	100	-	•	•	•	•			•					
		HM62256AL-12SL			120	120	•	•	•	•	•			•					
		HM62256AL-15SL			150	150	-	•	•	•	•			•					
		HM62832H-25			25	25	28	•									•	€	
		HM62832H-35			35	35	-	•	-									.	
		HM62832H-45			45	45	-	•									(D	
		HM62832HL-25			25	25	-	•									(
		HM62832HL-35			35	35	-	•										D	-
		HM62832HL-45			45	45	-	•											

				0	Access	•	Packa	age										(0	cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FP	Т	R	тт	RR	SP	ZP	CG	СР	JP	М
Static	256 k-bit	HM62832UH-15*3	CMOS	32768×8	15	15	28	•	·							7 111		•	
		HM62832UH-20*3			20	20	-	•										•	
		HM62832UHL-15*3			15	15	-	•										•	
		HM62832UHL-20*3			20	20	-	•									*********	•	
		HM67832SH-10*4	Bi-CMOS	•	10	10	-						.,					•	
		HM67832SH-12*4			12	12	-											•	
		HM6709A-15		65536×4	15	15	•											•	
		HM6709A-20			20	20	-											•	
					25	25	-											•	
		HM6208H-25	CMOS	•	25	25	24	•										•	
		HM6208H-35			35	35	-	•										•	
		HM6208H-45			45	45	-	•								-		•	
		HM6208HL-25			25	25	-	•				,						•	
		HM6208HL-35			35	35	-	•										•	
		HM6208HL-45			45	45	-	•										•	
		HM6708SH-10*4	Bi-CMOS		10	10	=											•	
		HM6708SH-12*4			12	12	•											•	
		HM6209SH-10*4		65536×4	10	10	28											•	
		HM6209SH-12*4		(with OE)	12	12	-											•	
		HM6708A-15	Bi-CMOS	65536×4	15	15	24	•										•	
		HM6708A-20			20	20	•	•										•	
		HM6207H-25	CMOS	262144×1	25	25		•										•	
		HM6207H-35			35	35		•										•	
		HM6207H-45			45	45	•	•		·								•	
					 25	25		•							,			•	
		HM6207HL-35			35	35		•										•	
***************************************		HM6207HL-45		· · · · · · · · · · · · · · · · · · ·	45	45		•										•	

				0	Access		Packa	age										(0	cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FP	T	R	TT	RR	SP	ΖP	CG	СР	JP	М
Static	256 k-bit	HM6707A-15	Bi-CMOS	262144×1	15	15	24	•										•	
		HM6707A-20			20	20	-	•										•	
	1 M-bit	HM628128-7	CMOS	131072×8	70	70	32	•	•	•	•							***	
		HM628128-8			85	85	-	•	•	•	•			w					
		HM628128-10			100	100	-	•	•	•	•								
		HM628128-12			120	120	-	•	•	•	•								
		HM628128L-7			70	70	-	•	•	•	•								
		HM628128L-8			85	85	-	•	•	•	•								
		HM628128L-10			100	100	- '	•	•	•	•								
		HM628128L-12			120	120	-	•	•	•	•								
		HM628128L-7SL			70	70	-	•	•	•	•								
		HM628128L-8SL			85	85	-	•	•	•	•								
		HM628128L-10SL			100	100	-	•	•	•	•								
		HM628128L-12SL			120	120	_	•	•	•	•								
		HM628128L-7L			70	70	-			•	•								
		HM628128L-8L			85	85	_			•	•								
		HM628128L-10L			100	100	_			•	•								
		HM628128L-12L			120	120	-			•	•		.,,,,						
		HM624256-35		262144×4	35	35	28	•	•								***************************************	•	
		HM624256-45	•		45	45	-	•										•	
		HM624256L-35	•		35	35	-	•										•	
		HM624256L-45	•		45	45	_	•		,						,		•	
		HM624256A-20	•		20	20	_	•										•	
		HM624256A-25	•		25	25	-	•										•	
		HM624256A-35	•		35	35		•										•	
		HM624256AL-20	<u>.</u>		20	20	-	•										•	
		HM624256AL-25			25	25	-	•										•	

				Organiza-	Access	Cycle time	Pack	age										(cont)
Mode	Total bit	Type No.	Process	tion (word×bit)	(ns)	(ns) min	Pin No.	Р	FP	Т	R	TT	RR	SP	ZP	CG	СР	JP	М
Static	1 M-bit	HM624256AL-35	CMOS	262144×4	35	35	28	•										•	
		HM624257-35			35	35	32											•	
		HM624257-45			45	45	-											•	
		HM624257L-35			35	35	-											•	
		HM624257L-45			45	45												•	
		HM624257A-20*3			20	20	-											•	
		HM624257A-25'3			25	25	-	-										•	
		HM624257A-35 ³			35	35	-											•	
		HM624257AL-20'3			20	20	-	-										•	
		HM624257AL-25*3			25	25	-											•	
		HM624257AL-35 ³			35	35	•	45										•	
		HM621100A-20		1048576×1	20	20	28	•										•	
		HM621100A-25			25	25	•	•										•	
		HM621100A-35			35	35	•	•										•	
		HM621100AL-20			20	20	•	•										•	
		HM621100AL-25			25	25		•										•	
		HM621100AL-35			35	35		•										•	
		HM628128A-5		131072×8	55	55	32	•		•	•							•	
		HM628128A-7			70	70		•		•	•							•	
		HM628128A-8			85	85		•		•	•							•	
		HM628128A-10			100	100		•		•	•							•	
		HM628128AL-5			55	55		•		•	•					1		•	
		HM628128AL-7			70	70		•		•	•							•	
		HM628128AL-8			85	85		•		•	•							•	
		HM628128AL-10			100	100		•		•	•							•	
		HM628128AL-5SL			 55	55		•		•	•							•	
		HM628128AL-7SL			70	70		•		•	•						. (•	

				0	Access		Packa	age										(0	on
/lode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	P	FP	Т	R	тт	RR	SP	ΖP	CG	СР	JP	М
Static	1 M-bit	HM628128AL-8SL	CMOS	131072×8	85	85	32	•		•	•							•	
		HM628128AL-10SL			100	100	-	•		•	•							•	
		HM629128-5		131072×9	55	55	-	•		•	•				******	- 14.6		•	
		HM629128-7			70	70	-	•		•	•				:			•	
		HM629128-8			85	85	=	•		•	•							•	
		HM629128-10			100	100	_	•		•	•							•	_
		HM629128L-5			55	55	-	•		•	•						•	•	
		HM629128L-7			70	70	-	•		•	•							•	
		HM629128L-8			85	85	-	•		•	•							•	
		HM629128L-10			100	100		•		•	•	-						•	
		HM629128L-5SL			55	55	-	•	-	•	•							•	
		HM629128L-7SL			70	70	-	•		•	•							•	
		HM629128L-8SL			85	85		•		•	•							•	
		HM629128L-10SL			100	100		•		•	•							•	
		HM62V8128-15		131072×8	150	150		•		•	•							•	
		HM62V8128L-15			150	150	_	•		•	•							•	
		HM62V8128L-15SL	•		150	150		•		•	•							•	
	4 M-bit	HM628512-5		524288×8	55	55	_	•	•										
		HM628512-7			70	70	_	•	•							•	-		
		HM628512-8			85	85		•	•										
		HM628512-10			100	100	-	•	•										
		HM628512L-5			55	55	_	•	•			•	•						
		HM628512L-7			70	70	_	•	•			•	•						
		HM628512L-8			85	85	-	•	•			•	•						
		HM628512L-10			100	100		•	•			•	•						
		HM628512L-5SL			55	55	_	•	•			•	•						
		HM628512L-7SL			70	70	_	•	•			•	•						

					Access		Packa	ge										(0	cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	time (ns) max	time (ns) min	Pin No.	Р	F	P T	R	ТТ	RI	R SP	ZP	CG	СР	JP	М
Static	4 M-bit	HM628512L-8SL	CMOS	524288×8	85	85	32	•	•	,		•	•						
		HM628512L-10SL			100	100	-	•	•)		•	•						
		HM621400-25		4194304×1	25	25	-	-				•		****				•	
		HM621400-30			30	30	-					•						•	
		HM621400-35			35	35						•						•	
		HM621400-45			45	45	-					•						•	
		HM621400L-30			30	30	•					•						•	
		HM621400L-35			35	35	÷					•						•	
		HM621400L-45			45	45	•					•						•	
		HM624100-25		1048576×4	25	25	-					•						•	
		HM624100-30			30	30	<u>.</u>	•				•		**********				•	
		HM624100-35			35	35	-	-				•						•	
		HM624100-45			45	45	·					•						•	
		HM624100L-30			30	30	,					•		. •				•	
		HM624100L-35			35	35	•					•						•	
		HM624100L-45			45	45						•						•	
Static	256 k-bit	HB66B1616A-25		16384×16	25	25	36												•
RAM module		HB66B1616A-35			35	35													•
	1 M-bit	HM66203-10		131072×8	100	100	32							γ.					•
		HM66203-12			120	120													•
		HM66203-15			150	150		_											•
		HM66203L-10			100	100													•
					120	120					•								•

				Oznasina	Access	Cycle	Packa	ıge										(0	cont)
Mode	Total bit	Туре No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FP	Т	R	тт	RR	SP	ZP	CG	СР	JP	М
Static	1 M-bit	HM66203L-15	CMOS	131072×8	150	150	32								-				•
RAM module		HM66204-12		131072×8	120	120	-				,,,								•
		HM66204-15		(with decoder)	150	150	-												•
		HM66204L-12			120	120	-												•
		HM66204L-15			150	150	-												•
	2 M-bit	HB66A2568A-25		262144×8	25	25	60												•
		HB66A2568A-35			35	35	-	-											•
	4 M-bit	HM66205L-85		524288×8	85	85	32												•
		HM66205L-10			100	100	-												•
		HM66205L-12			120	120	_												•
	256 k-bit	HM65256B-10		32768×8	100	160	28	•	•					•					
static		HM65256B-12	•		120	190	-	•	•					•					
		HM65256B-15	•		150	235	- .	•	•					•					
		HM65256B-20	•		200	310	_	•	•					•					
		HM65256BL-10			100	160	-	•	•				,	•					-
		HM65256BL-12	•		120	190	_	•	•			******		•					
		HM65256BL-15	-		150	235	_	•	•					•					
	1 M-bit	HM65256BL-20		131072×8	200	310	32	•	•		•								
		HM658128AD-8	-		80	130	_	•	•	•	•								
		HM658128AD-10	-		100	169	-	•	•	•	•								
		HM658128AD-12	-		120	190	_	•	•	•	•								
		HM658128AL-8	-		80	130		•	•	•	•								
		HM658128AL-10	-		100	160	_	•	•	•	•				-				
		HM658128AL-12	-		120	190	_	•	•	•	•								
		HM658128AL-8L	-		80	130	_	•	•	•	•)				-			
		HM658128AL-10L	-		100	160	-	•	•	•	•)	-						
		HM658128AL-12L	-		120	190		4	•	•	•)							

				Organiza-	Access	Cycle time	Pack	age											(0	cont)
Mode	Total bit	Type No.	Process	tion (word×bit	(ns)	(ns) min	Pin No.	Р	FF	Υ	R	Т	ΓRI	3 5	SP	ΖP	CG	СР	JP	М
	4 M-bit	HM658512L-8	CMOS	524288×8	80	130	32	•	•			•	•							
static		HM658512L-10	-		100	160	-	•	•			•	•							
		HM658512L-12	-		120	190	-	•	•			•	•							
		HM658512L-8L	• .		80	130	-	•	•			•	•							
		HM658512L-10L	•		100	160		•	•	-		•	•							
		HM658512L-12L	•		120	190	-	•	•			•	•							
		HM658512D-8			80	130	-	•	•			•	•							
		HM658512D-10			100	160	-	•	•			•	•		-					
		HM658512D-12			120	190	-	•	•			•	•			***************************************				
		HM65V8512-12			120	190	-	•		•	•									
		HM65V8512-15			150	230	- ,	•		•	•	•								
		HM65V8512L-12			120	190	-	•		•	•									
		HM65V8512L-15			150	230	-	•		•	•				-					
		HM65V8512L-12L			120	190	•	•		•	•									
		HM65V8512L-15L			150	230	•	•		•	•									
	16 k-bit	HM63021-28		2048×8	20	28	28	•	•											
tion specific		HM63021-34		Line memory	25	34		•	•											
memory		HM63021-45			30	45		•	•								-	-		
	256 k-bit	HM53461-10	-	65536×4	100	190	24	•							_				•	
		HM53461-12		Multiport	120	220		•							-				•	
		HM53461-15			150	260		•							•	•		(•	
		HM53462-10			100	190		•							•	•				
		HM53462-12			120	220		•							•		-		•	
		HM53462-15			150	260		•							•	•		_	•	
	1 M-bit	HM53051-34		262144×4	30	34	18,28	•	•						-					
		HM53051-45		Frame memory	35	45		•	•						-					
		HM53051-60			40	60		•	•											W.

Mode Total bi Applica- 1 M-bit tion specific memory				<u>.</u>	Access		Packa	ge										((cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	time (ns) max	time (ns) min	Pin No.	Р	F	РТ	R	тт	RR	SP	ZP	CG	СР	JP	М
	1 M-bit	HM534251-10	CMOS	262144×4	100	190	28								•			•	
specific		HM534251-11	-	Multiport	100	190	•								•			•	
memory		HM534251-12	-		120	220	-								•			•	
		HM534251-15	-		150	260	-								•			•	
		HM534252-10	-		100	190									•			•	
		HM534252-11	<u>-</u>		100	190	-								•			•	
		HM534252-12	-		120	220	-	_							•			•	
		HM534252-15	-		150	260		-							•			•	
		HM538121-10	-	131072×8	100	190	40											•	
		HM538121-11	-	Multiport	100	190	-				-							•	
		HM538121-12	-		120	220	-											•	
		HM538121-15	-		150	260	-							-				•	
		HM538122-10	_		100	190	-						-					•	
		HM538122-11	-		100	190	-											•	
		HM538121-12	-		120	220	-											•	
		HM538122-15	-		150	260	- *	_					anna-in-					•	
		HM534251A-6	-	262144×4	60	125	28,32			•	•				•			•	
		HM534251A-8	_	Multiport	80	150	-	_		•	•				•			•	
		HM534251A-10	-		100	180	-			•	•				•			•	
		HM534253A-6	-		60	125	-			•	•	·			•			•	
		HM534253A-8	-		80	150	-			•	•				•		***************************************	•	
		HM534253A-10	=		100	180	-			•	•				•			•	
		HM538121A-6	_		60	125	40						•					•	
		HM538121A-8	_		80	150	_	_										•	
		HM538121A-10	-		100	180	-	_								***************************************		•	

					A	Cuala	Doole												(0	cont)
				Organiza-		time	Packa	ige												
Mode	Total bit	Type No.	Process	tion (word×bit)	(ns) max	(ns) min	Pin No.	P	F	P	Г	R	П	RR	SP	ZP	CG	СР	JP	М
Applica-	1 M-bit	HM538123A-6	CMOS	131072×8	60	125	28		-										•	
tion specific		HM538123A-7	-	Multiport	70	135	•												•	
memory		HM538123A-8			80	150	•									P			•	
		HM538123A-10	-		100	180	-												•	
	2 M-bit	HM538253-7	•	262144×8	70	135	40						•	•					•	
		HM538253-8	_		80	150	-						•	•			,		•	
		HM538253-10	-		100	180	•						•	•					•	
		HM5316123-7	-	131072×16	70	135	64												•	
		HM5316123-8	-		80	150	• . •												•	
		HM5316123-10	-		100	180	•											************	•	
	18 k-bit	HM63921-20	•	2048×9	20	30	28	•											•	-
		HM63921-25	-	FIFO	25	35		•						4.44					•	
		HM63921-35	_		35	45	•	•										-	•	
	128 k-bit	HM62A168-25	-	8192×16	25	25	52					****						•		
		HM62A168-25R	-	Cashe	25	25				*************								•		
		HM62A168-35	-		35	35	•											•		
		HM62B168-25	-		25	25												•		
		HM62B168-35			35	35	•											•		
	144 k-bit	HM62A188-25	•	8192×18	25	25		•										•		
		HM62A188-25R	-	Cashe	25	25	•	*****					****					•		
		HM62A188-35	-		35	35												•		
		HM62B188-25	-		25	25		*******			-							•		
		HM62B188-35	-		35	35												•		
	163 k-bit	HM62A2017-17	•		17	17	68											•		***************************************
		HM62A2017-20	-	Cashe	20	20												•		
		HM62A2017-25	-		25	25												•		
		HM62A2017-30	-		30	30												•	-	

				•	Access	Cycle	Packa	ige										(0	cont)													
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	P	FP	т	R	тт	RR	SP	ZP	CG	СР	JP	М													
tion	288 k-bit	HM67B932-25	Bi-CMOS	32 k×9 Cashe	25	25	44										•															
specific memory	320 k-bit	HM62A2016-17	CMOS	16384×20	17	17	52										•															
		HM62A2016-20		Cashe	20	20	-										•		·													
		HM62A2016-25			25	25	-										•															
		HM62A2016-30		٠	30	30	-										•															
	1 M-bit	HM62A9128-20		131072×9	10	20	32											•														
		HM62A8128-20	(8) Cashe	10	20	-											•															
Dynamic	1 M-bit	HM514256A-6	-	262144×4	60	120	20	•		•	•				•			•														
		HM514256A-7			70	130		•		•	•				•			•														
		HM514256A-8			80	160	_	•		•	•				•			•														
		HM514256A-10			100	190	-	•		•	•				•			•														
		HM514256A-12			120	220	_	•		•	•				•			•														
		HM514256AL-6	- -				60	120	_	•		•	•				•			•												
		HM514256AL-7					70	130	-	•		•	•				•			•												
		HM514256AL-8	•		100	160	-	•		•	•				•			•														
		HM514256AL-10	•			190	-	•		•	•				•			•														
		HM514256AL-12	•		120	220	_	•		•	•				•			•														
		HM514258A-6	•															60	120	-	•							•			•	
		HM514258A-7	•		70	130		•							•			•														
		HM514258A-8	•		80	160	-	•	•				_		•			•														
		HM514258A-10	•		100	190	_	•							•			•														
		HM514258A-12			120	220	_	•							•			•														
		HM514266A-6			60	120	-	•		•	•				•			•														
		HM514266A-7			70	130	_	•		•	•				•			•														
		HM514266A-8			80	160	_	•		•	•				•			•														
		HM514266A-10	-		100	190	-	•		•	•				•			•														
		HM514266A-12	-		120	220	_	•		•	•				•			•														

				Organiza-	a- time	time	Packa	ckage (co												
Mode	Total bit	Type No.	Process	tion (word×bit	(ns)	time (ns) min	Pin No.	Р	FP	Т	R	П	RR	SP	ΖP	CG	СР	JP	М	
Dynamic	1 M-bit	HM511000A-6	CMOS	1048576×1	60	120	18,20	•		•	•				•			•		
		HM511000A-7	-		70	130	-	•	-	•	•		-		•			•		
		HM511000A-8	-		80	160	-	•		•	•				•			•		
		HM511000A-10	-		100	190	-	•		•	•				•			•		
		HM511000A-12	_		120	220		•		•	•				•			•		
		HM511000AL-6	-		60	120	•	•		•	•				•			•		
		HM511000AL-7	-		70	130		•		•	•				•		-1	•		
		HM511000AL-8	-		80	160		•	•	•	•				•			•		
		HM511000AL-10	-		120	190		•	·.	•	•			*********	•			•		
		HM511000AL-12	-			220		•		•	•				•			•		
		HM511001A-6	-			145		•							•			•		
		HM511001A-7				155		•							•			•		
		HM511001A-8	-		80	190		•							•			•		
		HM511001A-10	-		100	210		•							•			•		
		HM511001A-12			120	245		•							•			•		
		HM511002A-6	•		60	120		•							•			•		
		HM511002A-7	•		70	130		•							•			•		
		HM511002A-8	•		80	160		•							•			•		
		HM511002A-10			100	190		•							•			•		
		HM511002A-12			120	220		•			·				•			•		
		HM574256-35R	Bi-CMOS	262144×4	35	75	28											.		
		HM574256-40			40	85									-	···		D		
		 HM574256-45			45	90												 D		
				1048576×1	35	75														
	•	 HM571000-40			40	85)		
	•	HM571000-45			45	90														

					Access	Cycle	Packa	ige										(c	ont)
Mode -	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FF	РΤ	R	П	RR	SP	ZP	CG	СР	JP	М
Dynamic '	1 M-bit	HM511664-7*3	CMOS	65536×16	70	125	40								•			•	
		HM511664-8	=		80	135	-								•			•	
		HM511664-10			100	170	-	4000							•			•	
		HM511665-7*3	•		70	125	-								•			•	
		HM511665-8	. 		80	135	-								•			•	
		HM511665-10	•		100	170	-								•			•	
		HM511664L-7 ^{*3}	=		70	125	-	-							•			•	
		HM511664L-8	-		80	135	-								•			•	
		HM511664L-10	- 		100	170	-								•			•	
		HM511665L-7*3	-		70	125	- "								•			•	
	• " "	HM511665L-8	-		80	135	-								•			•	
		HM511665L-10	_		100	170	-	_				-			•			•	
		HM511666-7*3	-		70	125									•			•	
		HM511666-8	-		80	135	-								•			•	
		HM511666-10	- .		100	170	-								•			•	
		HM511666L-7*3			70	125				-				:	•			•	
		HM511666L-8	_		80	135	-								•			•	
		HM511666L-10	- 		100	170	-	-							•			•	
Dynamic	4 M-bit	HM514400A-6	-	1048576×4	60	110				•	•	•	•		•			•	
		HM514400A-7	-		70	130	- .			•	•	•	•		•			•	
		HM514400A-8	-		80	150				•	•	•	•		•			•	
		HM514400A-10	-		100	180		_		•	•	•	•		•			•	
		HM514400AL-6	_		60	110	-			•	•	•	•		•			•	
		HM514400AL-7	-		70	130	_			•	•	•	•		•			•	
		HM514400AL-8			80	150	-			•	•	•	•		•			•	
		HM514400AL-10	-		100	180	_			•	•	•	•		•			•	
		HM514400ASL-6	=		60	110	-			•	•	•	•		•			•	

					Access	•												(c	ont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FP	т	R	т	RR	SP	ZP	CG (CP .	JP	М
Dynamic	4 M-bit	HM514400ASL-7	CMOS	1048576×4	70	130	20			•	•	•	•		•		(•	-
		HM514400ASL-8			80	150	-	-		•	•	•	•		•		-	•	
		HM514400ASL-10			100	180	=			•	•	•	•		•		(•	
		HM514402A-6			60	110	-			•	•	•	•	:	•		•		-
		HM514402A-7			70	130	-			•	•	•	•		•	***************************************	•	D	
		HM514402A-8			80	150	-			•	•	•	•		•		•	D	
		HM514402A-10			100	180	-			•	•	•	•		•	****		 Đ	
		HM514402AL-6			60	110	-			•	•	•	•		•				
		HM514402AL-7			70	130	-			•	•	•	•		•		•		
		HM514402AL-8			80	150	-			•	•	•	•		•			.	
		HM514402AL-10			100	180				•	•	•	•		•)	
		HM514402ASL-6			60	110	-			•	•	•	•		•		-		
		HM514402ASL-7			70	130		-		•	•	•	•		•				
		HM514402ASL-8			80	150				•	•	•	•		•		•	—. D	
		HM514402ASL-10			100	180				•	•	•	•		•		-		
		HM514410A-6			60	110				•	•	•	•		•		•	D .	
		HM514410A-7			70	130				•	•	•	•		•		•		
		HM514410A-8			80	150				•	•	•	•		•		•		
		HM514410A-10			100	180				•	•	•	•		•	-	_		
		HM514410AL-6			60	110				•	•	•	•		•		•	.	
		HM514410AL-7			70	130				•	•	•	•		•		_		
		HM514410AL-8			80	150				•	•	•	•		•		•	•	
		HM514410AL-10			100	180				•	•	•	•		•		•	•	
		HM514410ASL-6			60	110			· · · · · · · · · · · · · · · · · · ·	•	•	•	•		•		-	-	
		HM514410ASL-7			70	130				•	•	•	•		•		-		
					80	150				•	•	•	•		•		•	-	
		HM514410ASL-10			100	180				•	•	•	•		•		•		

				Organiza- tion (word×bit)	Access	Cycle time	Package											cont)
Mode	Total bit	Type No.	Process		(ns)	(ns) min	Pin No.	Р	FP	Т	R	П	RR	SP	ZP	CG CF) JP	М
Dynamic	4 M-bit	HM514412A-6	CMOS	1048576×4	60	110	20			•	•	•	•		•		•	
		HM514412A-7			70	130	-			•	•	•	•		•		•	
		HM514412A-8			80	150	-			•	•	•	•		•		•	
		HM514412A-10			100	180	-			•	•	•	•		•		•	
		HM514412AL-6			60	110	-	.,,		•	•	•	•		•		•	-
		HM514412AL-7			70	130	-			•	•	•	•	-	•		•	
		HM514412AL-8			80	150	-			•	•	•	•		•		•	
		HM514412AL-10			100	180	-			•	•	•	•		•		•	
		HM514412ASL-6			60	110	-			•	•	•	•		•		•	
		HM514412ASL-7			70	130	-			•	•	•	•		•		•	
		HM514412ASL-8			80	150	-			•	•	•	•		•		•	
		HM514412ASL-10			100	180	-	-		•	•	•	•		•		•	
		HM514100A-6		4194304×1	60	110	•			•	•	•	•		•		•	
		HM514100A-7			70	130	-			•	•	•	•		•		•	
		HM514100A-8			80	150	-	_		•	•	•	•		•		•	
		HM514100A-10			100	180	_	_		•	•	•	•		•		•	
		HM514100AL-6			60	110				•	•	•	•		•		•	
		HM514100AL-7			70	130	-	_		•	•	•	•		•		•	
		HM514100AL-8			80	150	-			•	•	•	•		•		•	
		HM514100AL-10			100	180	-			•	•	•	•		•		•	manuschen A.A.
		HM514100ASL-6			60	110	-	-		•	•	•	•		•		•	
,		HM514100ASL-7			70	130	-	-		•	•	•	•		•		•	
		HM514100ASL-8			80	150	-			•	•	•	•		•		•	
		HM514100ASL-10			100	180	_	-		•	•	•	•		•		•	
		HM514101A-6			60	110		-		•	•	•	•		•		•	
		HM514101A-7			70	130	_			•	•	•	•		•		•	
		HM514101A-8			80	150	-			•	•	•	•		•		•	

						O	Access	•	Packa	age										(c	ont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FP	Т	R	П	RR	SP	ZP	CG (OP J	ΙP	М		
Dynamic	4 M-bit	HM514101A-10	CMOS	4194304×1	100	180	20			•	•	•	•		•		•	D			
		HM514101AL-6	•		60	110	-			•	•	•	•		•		•)			
		HM514101AL-7			70	130	-			•	•	•	•		•		•	—			
		HM514101AL-8	•		80	150	-			•	•	•	•		•		•	•			
		HM514101AL-10			100	180	-			•	•	•	•		•		•				
		HM514101ASL-6			60	110	-			•	•	•	•		•		•				
		HM514101ASL-7			70	130	=			•	•	•	•		•		•				
		HM514101ASL-8			80	150	-			•	•	•	•		•		•				
		HM514101ASL-10			100	180	•			•	•	•	•		•		•	•			
		HM514102A-6			60	110			••	•	•	•	•		•		•	•			
		HM514102A-7			70	130				•	•	•	•		•		•	-			
		HM514102A-8			80	150	•			•	•	•	•		•		•	•			
		HM514102A-10			100	180		_		•	•	•	•		•		•	•			
		HM514102AL-6			60	110	•		-	•	•	•	•		•		•	•			
		HM514102AL-7			70	130	•			•	•	•	•		•		•	•			
		HM514102AL-8			80	150				•	•	•	•		•	-	•	•			
		HM514102AL-10			100	180		-		•	•	•	•		•		•	•			
		HM514102ASL-6			60	110				•	•	•	•		•		•	•			
		HM514102ASL-7			70	130				•	•	•	•		•		•	•			
		HM514102ASL-8			80	150				•	•	•	•		•		•	•			
		HM514102ASL-10			100	180				•	•	•	•		•		•	•			
		HM514800-7		524288×8	70	130	28			•	•				•		•	•			
		HM514800-8			80	150				•	•				•		•	•			
		HM514800-10			100	180				•	•				•		•	•			
		HM514800L-7			70	130				•	•				•		•	•			
		HM514800L-8			80	150				•	•				•		•	•			
		HM514800L-10			100	180				•	•				•		•	,			

					Access	•	Packa	ige										(0	cont
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	P	FP	т	R	тт	RR	SP	ZP	CG	СР	JP	М
Dynamic	4 M-bit	HM514260-7	CMOS	262144×16	670	130	40			•					•			•	
		HM514260-8	-		80	150	-			•					•			•	***************************************
		HM514260-10	-		100	180	•			•					•			•	
		HM514260L-7	_		70	130	•			•					•			•	
		HM514260L-8	- .		80	150	•	****		•					•			•	
		HM514260L-10	<u></u>		100	180	-		·	•					•			•	
		HM514170-7	_		70	130	-								•			•	
		HM514170-8	-		80	150	-								•			•	
		HM514170-10	- .		100	180	-								•			•	
		HM514170L-7	-		70	130	-			-					•			•	
		HM514170L-8	_		80	150									•			•	
		HM514170L-10	-		100	180	-								•			•	
		HM514190-7	-	262144×18	70	130									•			•	
		HM514190-8	-		80	150	-								•			•	
		HM514190-10	_		100	180	-								•			•	
		HM514190L-7	<u> </u>		70	130	-					-			•			•	
		HM514190L-8	-		80	150	-		•						•			•	
		HM514190L-10	-		100	180	-			•					•			•	
	4.5 M-bit	HM514900-7	-	524288×9	70	130	28			•					•			•	
		HM514900-8	-		80	150	-			•					•			•	
		HM514900-10	-		100	180	-			•					•			•	
		HM514900L-7	-		70	130	-			•					•			•	
		HM514900L-8	-		80	150	•			•					•			•	
		HM514900L-10	- .		100	180	•			•	~~~				•			•	
		HM514280-7	-	262144×18	70	130	40			•					•			•	
		HM514280-8	-		80	150	•			•					•			•	
			-		100	180	•			•					•			•	

					Access	•	Packa	ge										(c	cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	Р	FP	Т	R	тт	RR	SP	ZP	CG	СР	JP	М
Dynamic	4.5 M-bit	HM514280L-7	CMOS	262144×18	70	130	40			•					•			•	
		HM514280L-8	_		80	150	-	-		•					•			•	
		HM514280L-10	-		100	180	-	***************************************		•					•			•	
	16 M-bit	HM5116100-6	_	16777216×1	60	110	24			***************************************		•	•		•			•	
		HM5116100-7	_		70	130	-					•	•		•			•	
		HM5116100-8	-		80	150	-					•	•		•			•	
		HM5116100-10			100	180						•	•		•			•	
		HM5116400-6	_	4194304×4	60	110						•	•		•			•	
		HM5116400-7	_		70	130	-					•	•		•	*********		•	
		HM5116400-8	_		80	150	-					•	•		•			•	
		HM5116400-10	-		100	180	•					•	•		•			•	
		HM5116101-6	-	16777216×1	60	110	24,28					•			•		-	•	
		HM5116101-7	-		70	130	-	*****				•			•			•	
		HM5116101-8	_		80	150	=			*********		•			•		,	•	
		HM5116101-10	-		100	180	-	-				•			•			•	
		HM5116102-6	_		60	110	24					•	•		•			•	
		HM5116102-7	-		70	130	•	-				•	•		•			•	
		HM5116102-8	-		80	150						•	•		•			•	
		HM5116102-10	_		100	180	Ē					•	•		•			•	
		HM5116180-7	-	1048576×18	70	130	42,44,					•	•					•	
		HM5116180-8	-		80	150	50					•	•	**********				•	
		HM5116180-10	-		100	180	•					•	•					•	
		HM5116190-7	-		70	130	•					•	•					•	
		HM5116190-8	-		80	150						•	•					•	
		HM5116190-10	-		100	180						•	•					•	
		HM5116160-7	-	1048576×16	70	130		-				•	•		-			•	
		HM5116160-8	-		80	150						•	•	-				•	

				Organiza-	Access	•	Packag	je										(c	ont)
Mode	Total bit	Type No.	Process	tion (word×bit)	(ns)	time (ns) min	Pin No.	P	FP	Т	R	тт	RR	SP	ZP	CG	CP ·	JP	М
Dynamic	16 M-bit	HM5116160-10	CMOS	1048576×16	100	180	42,44,					•	•				,	•	
		HM5116170-7	•		70	130	- 50					•	•					•	
		HM5116170-8	•		80	150	-					•	•					•	
		HM5116170-10	•		100	180	-					•	•				-	•	
		HM5116800-7*4	•	2097152×8	70	130	32					•	•				-	•	
		HM5116800-8*4	•		80	150	-					•	•				-	•	
		HM5116800-10*4	•		100	180	•					•	•			,		•	
		HM5116900-7*4	•		70	130	-					•	•					•	
		HM5116900-8*4	•		80	150	-					•	•					•	
		HM5116900-10 ^{*4}			100	180	-					•	0					•	
		HM5116402-6	•	4194304×4	60	110	24					•	•		•			•	
		HM5116402-7	•		70	130	- ,					•	•		•			•	
		HM5116402-8	•		80	150	-					•	•		•			•	
		HM5116402-10	•		100	180	-					•	•		•			•	
		HM5116410-6	•		60	110	-					•	•		•			•	
		HM5116410-7			70	130	-					•	•		•		. 1	•	
		HM5116410-8			80	150	-					•	•		•			•	
		HM5116410-10	•		100	180	-					•	•		•			•	
		HM5116412-6	-		60	110	-					•	•		•			•	
		HM5116412-7	•		70	130	-					•	•		•			•	
		HM5116412-8	•		80	150						•	•		•		-	•	
		HM5116412-10	•		100	180	=					•	•		•			•	
		HM5117400-6	•		60	110						•	•		•			•	
		HM5117400-7			70	130	=					•	•		•	****		•	
		HM5117400-8	•		80	150	-					•	•		•			•	
		HM5117400-10	•		100	180	-					•	•		•			•	

				Organiza-	Access	Cycle time	Packa	age										(0	cont)
Mode	Total bit	Type No.	Process	tion (word×bit)	(ns)	(ns) min	Pin No.	Р	FP	Т	R	П	RR	SP	ZP	CG	СР	JP	М
Dynamic	2 M-bit	HB56K25608-6	CMOS	262144×8	60	120	30						* * * * * * * * * * * * * * * * * * * *						•
RAM module		HB56K25608-7	-		70	130	-												•
		HB56K25608-8	<u>-</u>		80	160	-												•
		HB56K25608-10	-		100	190	-												•
		HB56K25608-12	-		120	220	-	-											•
	2.35	HB56K25609-6	•	262144×9	60	120													•
	M-bit	HB56K25609-7	• ·		70	130	-												•
		HB56K25609-8	.		80	160	-											·	•
		HB56K25609-10	.		100	190	-												•
		HB56K25609-12	•		120	220	-												•
	8 M-bit	HB56G18-6		1048576×8	60	110													•
		HB56G18-7	•		70	130	-												•
		HB56G18-8	•		80	150	-												•
		HB56G18-10	•		100	180	-								· · · · · ·				•
		HB56G18-6L	•		60	110	•												•
		HB56G18-7L	•		70	130													•
		HB56G18-8L			80	150													•
		HB56G18-10L			100	180					**								•
		HB56G18F-7			70	130													•
		HB56G18F-8			80	150													•
		HB56G18F-10			100	180													•
		HB56G18F-7L			70	130													•
		HB56G18F-8L			80	150													•
		HB56G18F-10L			100	180													•
	9M-bit	HB56G19-6		1048576×9	60	120													•
		HB56G19-7			70	130													•
		HB56G19-8			80	160													•

				Organiza-	Access	Cycle time	Packa	ge										(0	cont)
Mode	Total bit	Type No.	Process	tion (word×bit)	(ns)	(ns) min	Pin No.	Р	FP	T	R	π	RR	SP	ZP	CG	СР	JP	М
Dynamic	9 M-bit	HB56G19-10	CMOS	1048576×9	100	190	30												•
RAM module		HB56G19-6L			60	120	-												•
		HB56G19-7L			70	130	-												•
		HB56G19-8L			80	160	-	-											•
		HB56G19-10L			100	190	-												•
		HB56G25636-7		262144×36	70	130	72												•
		HB56G25636-8			80	150	-												•
		HB56G25636-10			100	180	-	_				* * * * * * * * * * * * * * * * * * * *							•
		HB56G25636-7L			70	130	-	-											•
		HB56G25636-8L			80	150	-												•
		HB56G25636-10L			100	180	-												•
		HB56G19F-7		1048576×9	70	130	30												•
		HB56G19F-8			80	160	-												•
		HB56G19F-10			100	190	-												•
		HB56G19F-7L			70	130													•
		HB56G19F-8L			80	160	-					-							•
		HB56G19F-10L			100	190	-												•
	10 M-bit	HB56A25640-6		262144×40	60	120	72												•
		HB56A25640-7			70	130	-	_				-				-			•
		HB56A25640-8			80	160	-						•						•
		HB56A25640-10			100	190	-												•
	18 M-bit	HB56G51236-7		524288×36	70	130													•
		HB56G51236-8			80	150	-												•
		HB56G51236-10			100	180	-	-										-	•
		HB56G51236-7L	•		70	130	-	*********											•
		HB56G51236-8L	•		80	150	-					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							•
		HB56G51236-10L			100	180	-											-	•

					Access	•	Pack	age										(0	cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	P	FP	Т	R	TT	RR	SP	ZP	CG	СР	JP	М
	20 M-bit	HB56A51240-6	CMOS	524288×40	60	120	72												•
RAM module		HB56A51240-7	_		70	130	_					H	-		-				•
		HB56A51240-8	-		80	160	-												•
		HB56A51240-10	-		100	190	-												•
	32 M-bit	HB56D132R-7	•	1048576×32	? 70	130													•
		HB56D132R-8			80	150	-												•
		HB56D132R-10	-		100	180	-												•
		HB56D132R-7L	=		70	130	-												•
		HB56D132R-8L			80	150	=												•
		HB56D132R-10L	•		100	180	-												•
		HB56A48-7	•	4194304×8	70	130	30												•
		HB56A48-8	•		80	150	•												•
		HB56A48-10	•		100	180	•												•
		HB56A48-7L			70	130	•												•
		HB56A48-8L			80	150	•												•
		HB56A48-10L			100	180	•	-											•
		HB56B48-7			70	130													•
		HB56B48-8			80	150													•
		HB56B48-10			100	180													•
		HB56C48-7			70	130													•
		HB56C48-8			80	150													•
		HB56C48-10			100	180													•
	36 M-bit	HB56D136-7		1048576×36	70	130	72											**************************************	•
		HB56D136-8			80	160													•
		HB56D136-10			100	190						-							•
		HB56D136-7L				130													•
		HB56D136-8L			80	160													•

				0	Access		Packa	ıge										(0	cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	time (ns) max	time (ns) min	Pin No.	Р	FP	Т	R	тт	RR	SP	ZP	CG	СР	JP	М
Dynamic	36 M-bit	HB56D136-10L	CMOS	1048576×36	3100	190	72												•
RAM module		HB56A49-7		4194304×9	70	130	30												•
		HB56A49-8			80	150	-	-											•
		HB56A49-10			100	180	-												•
		HB56A49-7L			70	130	-	•											•
		HB56A49-8L	•		80	150	_												•
		HB56A49-10L	•		100	180	-	-	e e e e e e e e e e e e e e e e e e e										•
		HB56B49-7	•		70	130	-												•
		HB56B49-8	•		80	150	-	-											•
		HB56B49-10			100	180	_												•
		HB56C49-7	<u>.</u>		70	130	_		***										•
		HB56C49-8	-		80	150	_												•
		HB56C49-10	-		100	180	_												•
	40 M-bit	HB56A140-6	-	1048576×4	0 60	110	72									-			•
		HB56A140-7	-		70	130	_												•
		HB56A140-8	-		80	150	_	-											•
		HB56A140-10	-		100	180	-												•
		HB56A140-6L	-		60	110		-											•
		HB56A140-7L	=		70	130													•
		HB56A140-8L	-		80	150	_												•
		HB56A140-10L	-		100	180													•
	64 M-bit	HB56D232-7	-	2097152×3	2 70	130	_	_											•
		HB56D232-8	-		80	150	_												•
		HB56D232-10	_		100	180													•
		HB56D232-7L	-		70	130	 .	•											•
		HB56D232-8L	_		80	150	-	_											•
		HB56D232-10L	-		100	180													•

				0	Access		Packa	age										(0	cont)
Mode	Total bit	Type No.	Process	Organiza- tion (word×bit)	(ns)	time (ns) min	Pin No.	P	FP	Т	R	TT	RR	SP	ZP	CG	СР	JP	M
Dynamic RAM	72 M-bit	HB56D236-7	CMOS	2097152×36	3 70	130	72												•
module		HB56D236-8	_		80	160	-	-											•
		HB56D236-10	-		100	190	-						****						•
		HB56D236-7L	_		70	130	-												•
		HB56D236-8L	-		80	160	-												•
		HB56D236-10L	-		100	190	-	-											•
	80 M-bit	HB56A240-6	•	2097152×40	60	110													•
		HB56A240-7	-		70	130	•											***************************************	•
		HB56A240-8	<u>-</u>		80	150	•							*********					•
		HB56A240-10	-		100	180													•
		HB56A240-6L	-		60	110													•
		HB56A240-7L			70	130		-											•
		HB56A240-8L	•		80	150													•
		HB56A240-10L	•		100	180							741110						•
	134 M-bit	HB56A168-6		16777216×8	60	110								·					•
		HB56A168-7				130													•
		HB56A168-8			80	150													•
		HB56A168-10			100	180													•
	150 M-bit	HB56D436-6		4194304×36	60	110						***************************************							•
		HB56D436-7			70	130		-											•
		HB56D436-8			80	150												1	•
		HB56D436-10			100	180													•
		HB56A169-6		16777216×9	60	110	30									-		- (•
		HB56A169-7		-	70	130													•
		HB56A169-8		-	30	150									_				
		HB56A169-10		-	100	180				***									

																		(c	ont)
				Organiza-	Access time	Cycle time	Packa	ige ———											
Mode	Total bit	Type No.	Process	tion (word×bit)	(ns) max	(ns) min	Pin No.	Р	FP	T	R	TT	RR	SP	ZP	CG	CP .	IP	M
	167 M-bit	HB56A440-6	CMOS	4194304×40	60	110													•
RAM module		HB56A440-7	·		70	130	-			100									•
		HB56A440-8	_		80	150	-												•
		HB56A440-10			100	180	-												•
	301 M-bit	HB56D836-6		8388608×36	60	110	=												•
		HB56D836-7	_		70	130													•
		HB56D836-8			80	150	-												•
		HB56D836-10	_		100	180	_												•
	335 M-bit	HB56A840-6		8388608×40	60	110	-											-	•
		HB56A840-7	-		70	130	_		-										•
		HB56A840-8	_		80	150	_												•
		HB56A840-10			100	180	_												•

MOS ROM

					Access	Packa	ge										
Program	Total bit	Type No.	Process	Organization (word×bit)	time (ns) max	Pin No.	G	Р	FP	Т	R	ТΤ	RR	CG	СС	СР	JP
Mask	256 k-bit	HN623257	CMOS	32768×8	120	28		•	•								
	1 M-bit	HN62331		131072×8	120			•	•								
		HN62321	_		150	•		•	•								
		HN62321B	_		200	•		•	•								
		HN62321E	-		200	•		•	•								
		HN62331A	_		120	32		•	•								
		HN62321A	-		150			•	•			***					
	2 M-bit	HN62422		131072×16	150	40,44		•	•								
		HN62412	-	or 262144×8	200		*************	•	•								
		HN62302B-17	-	262144×8	170	32		•	•								
		HN62302B-20	-		200			•	•								
		HN62442B	-	131072×16	100	40,44		•								•	
	4 M-bit	HN62414-15	_	262144×16	150	40,44		•	•								
		HN62414-17	-	or 524288×8	170	48,64		•	•								
		HN62414-20	•		200			•	•								
		HN62434-15			150		-	•	•		-						
		HN62434-17	-		170			•	•		••						
		HN62434-20	-		200			•	•								
		HN62444	-	262144×16	100	40,44,48	3	•	•								
		HN62444B	-		100	40,44		•	•							•	
		HN62314B-15	•	524288×8	150	32		•	•								
		HN62314B-17	•		170			•	•								
		HN62314B-20	•		200			•	•								
		HN62334B			150			•	•								the transfer
		HN62334B-17			170			•	•								
		HN62334B-20			200			•	•								
		HN62344B			100			•	•								

					Access	Packa	ge									(cont)
Program	Total bit	Type No.	Process	Organization (word×bit)	time (ns) max	Pin No.	G	Р	FP	Т	R	π	RR	CG	СС	СР	JP
Mask	8 M-bit	HN62418	CMOS	524288×8 or 1048576×8	150	32,42 44,64		•	•								
		HN62428	-	01 1046576×6	200	44,04		•	•								
		HN62318B	•	1048576×8	150	32		•	•								
		HN62328B	-		200	•		•	•		-		-				
	16 M-bit	HN624116-15	-	1048576×16 or 2097152×8	150	42,44 - 48		•	•								
		HN624116-20	-	0f 2097 152×6	200	- 40		•	•								
Electrically	64 k-bit	HN58C65-25	_	8192×8	250	28		•	•								
erasable and programmable		HN58C66-25	-		250	-	-	•	•	•							
	256 k-bit	HN58C256-20		32768×8	200	_		•	•								
		HN58C257-20	-		200	32				•	•						
		HN58V257-35	-		350	-						•	•				
	1 M-bit	HN58C1001-12		131072×8	120			•		•	•						•
		HN58C1001-15	-		150	-		•		•	•						•
		HN58V1001-25	- .		250	-		•		•	•				-		•
Flash memory		HN29C101-12	-		120	-		•		•	•						
		HN29C101-15	_		150	-		•		•	•						
		HN29C101-20	_		200	_		•		•	•						
		HN28F101-12	-		120	_		•	•	•	•					•	
		HN28F101-15	_		150	-		•	•	•	•					•	
		HN28F101-20	-		200			•	•	•	•					•	

					Access	Pack	age									(cont)
Program	Total bit	Type No.	Process	Organization (word×bit)	time (ns) max	Pin No.	G	Р	FP	Т	R	П	RR	CG	СС	СР	JP
Flash memory	4 M-bit	HN28F4001-12	CMOS	524288×8	120	32		•		•	•						•
		HN28F4001-15	-		150		-	•		•	•						•
		HN28F4001-20	-		200			•		•	•						•
UV erasable	256 k-bit	HN27C256A-10	_	32768×8	100	28	•										
and programmable		HN27C256A-12	•		120		•										
		HN27C256A-15	•		150		•										
		HN27C256H-70	•		70		•										
		HN27C256H-85	•		85		•										
	512 k-bit	HN27512-25	NMOS	65536×8	250	28	•										
		HN27512-30			300		•									·	
		HN27C512-17	CMOS		170		•										
		HN27C512-20			200		•						-				
	1 M-bit	HN27C1024H-85	_	65536×16	85	40,44	•								•		
		HN27C1024H-10			100		•								•		
		HN27C1024H-12			120		•								•		
		HN27C1024H-15			150		•		:						•		
		HN27C101A-10		131072×8	100	32	•				-						
		HN27C101A-12			120		•										
		HN27C101A-15			150		•										
		HN27C101A-17			170		•										
		HN27C101A-20			200		•			·							
		HN27C101A-25			250		•									-	
		HN27C301A-10			100		•								-		
		HN27C301A-12			120		•								***		
		HN27C301A-15			150		•										
		HN27C301A-17			170		•										

		Туре No.		Organization (word×bit)	Access	•									cont)		
Program	Total bit		Process		time (ns) max	Pin No.	G	P	FP	T	R	TT	RR	CG	CC	СР	JP
UV erasable	1 M-bit	HN27C301A-20	CMOS	131072×8	200	32	•								,		
and programmable		HN27C301A-25			250		•										
	4 M-bit	HN27C4096-10		262144×16	100	40,44	•								•		
		HN27C4096-12			120		•								•		
		HN27C4096-15			150		•								•		
		HN27C4001-10		524288×8	100	32	•				·						• .
		HN27C4001-12			120		•										
		HN27C4001-15			150		•										
		HN27C4096-70		262144×16	70	40,44	•							•			
		HN27C4096-85			85	•	•							•			
One time	256 k-bit	HN27C256A-12	-	32768×8	120	28		•	•								
electically programmable		HN27C256A-15			150	•		•	•								
		HN27C256H-85			85	=		•	•								
		HN27C256H-10			100	-		•	•								
	512 k-bit	HN27512-25	NMOS	65536×8	250	-	******	•									
		HN27512-35			300	•		•									
	1 M-bit	HN27C1024H-10	CMOS	65536×16	100	44										•	
		HN27C1024H-12	.*		120		-									•	
		HN27C1024H-15	•		150	-	-									•	
		HN27C101A-12	•	131072×8	120	32		•	•			•	•				
		HN27C101A-15	•		150	-		•	•			•	•				
		HN27C101A-20	•		200	-		•	•								
		HN27C101A-25	•		250	-		•	•								
		HN27C301A-12	-		120	-		•	•								
		HN27C301A-15	•		150	-		•	•								
		HN27C301A-20	-		200	-		•	•						1		
		HN27C301A-25	-		250	-	_	•	•								

					Access	Pack	age									(cont)
Program	Total bit	Type No.	Process	Organization (word×bit)	time (ns) max	Pin No.	G	Р	FP	Т	R	П	RR	CG	СС	СР	JP
One time	1 M-bit	HN27V101-20	CMOS	131072×8	200	32				*******		•	•				
electically programmable		HN27V101-25			250							•	•				
	4 M-bit	HN27C4096-12	-	262144×16	120	44										•	
		HN27C4096-15			150											•	
		HN27C4001-12*3		524288×8	120	32						•	•				
		HN27C4001-15*3			150							•	•				


ECL RAM

					Access	O. mark.	Power	Package					
Mode To	Total bit	Type No.	Organization (word×bit)	Output	time (ns) max	Supply voltage (V)	dissipa- tion (W)	Pin No.	G	F	CG	JP	
ECL 10 k	64 k-bit	HM10494-10	16384×4	Open emitter	10	-5.2	0.8	28	•				
		HM10494-12	-	emmer	12				•			•	
		HM10490-10	65536×1	_	10	-	0.57	22	•				
		HM10490-12	-		12	Printed and the second and the secon			•				
	256 k-bit	HM10500-15	262144×1		15		0.52	24	•				
ECL 100 k	64 k-bit	HM100494-10	16384×4		10	-4.5	0.65	28				•	
		HM100494-12			12							•	
		HM101494-8			8	-5.2	0.8			•		•	
		HM101494-10	_		10		0.73		•			•	
		HM101494-12	<u>.</u>		12				•			•	
		HM101490-10	65536×1	_	10	The second secon	0.57	22,24	•	-		•	
		HM101490-12			12				•			•	
	256 k-bit	HM100504-10	65536×4		10	-4.5	0.65	28,32	****	•		•	
		HM100504-12			12					•		•	
		HM101504-10			10	-5.2	0.75			•		•	
		HM101504-12			12					•		•	
		HM100500-18	262144×1		18	-4.5	0.5	28,24	•	•	•		
		HM101500F-15			15			24		•			
	1 M-bit	HM101514F-15*3	262144×4	_	15	-5.2	0.8	32		•		•	
		HM101510F-15	1048576×1		15	garage and the second s	0.7	28		•			
		HM101513F-15'4	262144×4		15	-4.2	0.8	32		•			
		HM101515F-15*4			15	-5.2				•			

Notes: 1.


- The package codes in the table are applied to the package material as follows.
 - G: cerdip, P: plastic DIP, FP: Plastic flat package (SOP),
 - T: thin small outline package (TSOP) type I,
 - R: TSOP type I reverse type, TT: TSOP type II, RR: TSOP type II reverse type, TG: TSOP type II with window,
 - SP: skinny type plastic DIP, ZP: plastic ZIP, CG: ceramic leadless chip carrier,
 - CP: plastic leaded chip carrier, JP: plastic small outline J-bend package,
 - F: flat package, M: module
- 2. Maintenance only. This device is not available for new application.
- 3. Preliminary
- 4. Under development.

Dual-in-line Plastic




Unit: mm








• DP-28



• DP-28N









Applicable ICs

DP-42	HN62428P, HN62418P, HN62428P, HN624116P
DP-40	HN62412P, HN62422P, HN62444P, HN62444BP, HN62442BP, HN62414P, HN62434P
DP-32	HM628128P Series, HM628128LP Series, HM628128LP-SL Series, HM628512P Series, HM628512LP Series, HM628512LP-SL Series, HM658128ADP Series, HM658128ALP Series, HM658128ALP Series, HM658128ALP-L Series, HM658512DP Series, HM29C101P Series, HM658512LP Series, HM658512LP-L Series, HN58C1000P Series, HN29C101P Series, HN29C101B Series, HM62314BP, HN62334BP, HN62344BP, HN62321AP, HN62321GP, HN62318BP, HN62328BP, HN62302BP, HN27C101AP Series, HN27C301AP Series, HN28F4001P Series, HM628128AP Series, HM628128ALP-SL Series, HM629128P Series, HM629128LP Series, HM629128LP-SL Series, HM62V8128P Series, HM62V8128LP Series, HM62V8128LP-SL Series, HN58V1001P Series, HN58C1001P Series
DP-28C	HM624256P Series, HM624256LP Series, HM624256AP Series, HM624256ALP Series, HM621100AP Series, HM621100ALP Series
DP-28NA	HM62256ASP Series, HM62256ALSP Series, HM62256ALSP-SL Series, HM62832HP Series, HM62832HLP Series, HM62832UHP Series, HM62832UHLP Series, HM63921 Series
DP-28N	HM6264ASP Series, HM6264ALSP Series, HM6264ALSP-L Series, HM65256BSP Series, HM65256BLSP Series, HM63021P Series
DP-28	HM6264AP Series, HM6264ALP Series, HM6264ALP-L Series, HM62256P Series, HM62256LP Series, HM62256LP-SL Series, HM62256AP Series, HM62256ALP Series, HM62256ALP-SL Series, HM62256ALP-SL Series, HM65256BP Series, HM65256BLP Series, HN623257PZ, HN62321P, HN62321BP, HN62331P, HN62321EP, HN62321AP, HN62331AP, HN58C65P Series, HN58C66P Series, HN58C65P Series, HN27C256AP Series, HN27C256HP Series, HN27512P Series
DP-24NC	HM6716P Series, HM6719P Series, HM6789HAP Series, HM6208HP Series, HM6208HLP Series, HM6708AP Series, HM6207HP Series, HM6207HLP Series, HM6707AP Series
DP-24A	HM53461P Series, HM53462P Series
DP-22NB	HM6288P Series, HM6288LP Series, HM6287HP Series, HM6287HLP Series
DP-22N	HM6287P Series, HM6287LP Series
DP-20NA	HM514256AP Series, HM514256ALP Series, HM514258AP Series, HM514266A Series
DP-20N	HM6268P Series, HM6268LP Series, HM6267P Series, HM6267LP Series
DP-18C	HM53051P Series, HM511000AP Series, HM511000ALP Series, HM511001AP Series, HM511002AP Series

CERDIP




Unit: mm




Applicable ICs

DG-22N	HM10490 Series, HM101490 Series	
DG-24V	HM10500 Series, HM100500 Series	
DG-28	HN27C256AG Series, HN27C256HG Series, HN27512G Series	
DG-28N	HM10494 Series, HM101494 Series	
DG-32	HN27C101AG Series, HN27C301AG Series, HN27C4001G Series	
DG-40A	HN27C1024HG Series, HN27C4096G Series, HN27C4096HG Series	

Zigzag-in-line Plastic








Applicable ICs


ZP-20	HM514256AZP Series, HM514256ALZP Series, HM514258AZP Series, HM514266A Series, HM511000AZP Seires, HM511000ALZP Series, HM511001AZP Series, HM511001AZP Series, HM511400ZP Series, HM514400ZP Series, HM514400ZP Series, HM514400ZP Series, HM51440ZP Series, HM514410ZP Series, HM514100ZP Series, HM514100ZP Series, HM514100ZP Series, HM514100ZP Series, HM514100ZP Series, HM514400AZZ Series, HM514400ALZ Series, HM514400ASLZ Series, HM514402AZ Series, HM514402AZ Series, HM514402AZ Series, HM514410AZ Series, HM514410AZ Series, HM514410AZ Series, HM514412AZ Series, HM514412AZ Series, HM514100AZ Series, HM514100AZ Series, HM514100AZ Series, HM514100AZ Series, HM514101AZ Series, HM514101AZ Series, HM514101AZ Series, HM514101AZ Series, HM514102AZ Series
ZP-24	HM53461ZP Series, HM53462ZP Series
ZP-24A	HM5116100ZP Series, HM5116400ZP Series, HM5117400Z Series, HM5116402Z Series, HM5116102Z Series, HM5116101Z Series, HM5116412Z Series, HM5116410Z Series
ZP-28	HM534251ZP Series, HM534252ZP Series, HM534251AZ Series, HM534253AZ Series, HM574256ZP Series, HM571000ZP Series, HM514800ZP Series, HM514900LZP Series, HM514900ZP Series, HM514900LZP Series
ZP-40	HM538121AZ Series, HM538123AZ Series, HM511664ZP Series, HM511665ZP Series, HM514280ZP Series, HM514280LZP Series, HM514260ZP Series, HM514260LZP Series, HM514170ZP Series, HM514170LZP Series, HM514190ZP Series, HM514190LZP Series, HM511666Z Series, HM511666LZ Series


Flat Package


























Applicable ICs

FP-28D	HM6264AFP Series, HM6264ALFP Series, HM6264ALFP-L Series, HN58C65FP Series,
	HN58C66FP Series, HN58C256FP Series
FP-28DA	HM6264AFP Series, HM6264ALFP Series, HM6264ALFP-L Series, HM62256FP Series,
	HM62256LFP Series, HM62256LFP-SL Series, HM62256AFP Series,
	HM62256ALFP Series, HM62256ALFP-SL Series, HM65256BFP Series,
	HM65256BLFP Series, HM63021FP Series, HM53051FP Series, HN623257FZ,
	HN62321F, HN62321BF, HN62331F, HN62321EF, HN58C65FP Series,
	HN58C66FP Series, HN27C256AFP Series, HN27C256HFP Series
FP-32D	HM628128FP Series, HM628128LFP Series, HM628128LFP-SL Series,
	HM628512FP Series, HM628512LFP Series, HM628512LFP-SL Series,
	HM658128ADFP Series, HM658128ALFP Series, HM658128ALFP-L Series,
	HM658512DFP Series, HM658512LFP Series, HM658512LFP-L Series, HN62321AF,
	HN62331AF, HN62314BF, HN62334BF, HN62344BF, HN62321GF, HN62302BF,
	HN62318BF, HN62328BF, HN58C100FP Series, HN29C101BFP Series,
	HN27C101AFP Series, HN27C301AFP Series,
	HN28F4001FP Series, HM628128AFP Series, HM628128ALFP Series,
	HM628128ALFP-SL Series, HM62V8128FP Series, HM62V8128LFP Series,
	HM62V8128LFP-SL Series, HM629128FP Series, HM629128LFP Series,
	HM629128LFP-SL Series, HM65V8512DFP Series, HM65V8512LFP Series,
	HM65V8512LFP-L Series, HN58V1001FP Series, HN58C1001FP Series
FP-44A	HN62412FP, HN62422FP, HN62428FP, HN62418FP, HN62444FP, HN624116FP
	HN62414FP, HN62434FP
FP-48DA	HN62428F, HN624116F, HN62418F, HN62414, HN62434F, HN62444F
FP-64DS	HM5316123 Series
TFP-20D	HM514256AT Series, HM514256ALT Series, HM514266AT Series, HM511000AT Series, HM511000ALT Series,
TFP-20DR	HM514256AR Series, HM514256ALR Series, HM514266AR Series, HM511000AR Series,
	HM511000ALR Series,
TFP-20DA	HM514400AT Series, HM514400ALT Series, HM514400ASLT Series,
	HM514402AT Series, HM514402ALT Series, HM514402ASLT Series,
	HM514410AT Series, HM514410ALT Series, HM514410ASLT Series,
	HM514412AT Series, HM514412ALT Series, HM514412ASLT Series,
	HM514100AT Series, HM514100ALT Series, HM514100ASLT Series,
	HM514101AT Series, HM514101ALT Series, HM514101ASLT Series,
	HM514102AT Series, HM514102ALT Series, HM514102ASLT Series
TFP-20DAR	HM514400AR Series, HM514400ALR Series, HM514400ASLR Series,
	HM514402AR Series, HM514402ALR Series, HM514402ASLR Series,
	· · · · · · · · · · · · · · · · · · ·
	HM514410AR Series, HM514410ALR Series, HM514410ASLR Series,
	HM514410AR Series, HM514410ALR Series, HM514410ASLR Series,
	HM514410AR Series, HM514410ALR Series, HM514410ASLR Series, HM514412AR Series, HM514412ALR Series, HM514412ASLR Series,

Applicable ICs (cont)


TFP-32D	HM628128T Series, HM628128LT Series, HM628128LT-L Series, HM658128ADT Series, HM658128ALT Series, HM658128ALT Series, HM658128ALT Series, HM628128ALT Series, HM628128
	HM628128ALT Series, HM628128ALT-L Series, HM629128T Series, HM629128LT Series, HM629128LT-L Series, HM62V8128T Series, HM62V8128LT-L Series HM62V8128LT-L Series
TFP-32DR	HM628128R Series, HM628128LR Series, HM628128LR-L Series, HM658128ADR Series, HM658128ALR Series, HM658128ALR-L Series, HN28F4001R Series, HM628128AR Series, HM628128ALR Series, HM628128AR Series, HM628128ALR Series, HM628128LR Series, HM629128LR Series, HM629128LR Series, HM62V8128LR Series, HM62V8128LR-L Series, HM62V8128LR-L Series
TFP-32DA	HM62256ALT Series, HM62256ALT-SL Series, HN58C257T Series, HN58C1000T Series, HN29C101T Series, HN29C101BT Series, HM534251AT Series, HM534253AT Series, HN58V1001T Series, HN58C1001T Series, HN58V257T Series
TFP-32DAR	HM62256ALR Series, HM62256ALR-SL Series, HN58C257R Series, HN58C1000R Series, HN29C101R Series, HN29C101BR Series, HM534251AR Series, HM534253AR Series, HN58V1001R Series, HN58C1001R Series, HN58V257R Series
TTP-20D	HM514400ATT Series, HM514400ALTT Series, HM514400ASLTT Series, HM514402ATT Series, HM514402ASLTT Series, HM514402ASLTT Series, HM514410ATT Series, HM514410ASLTT Series, HM514410ASLTT Series, HM514412ATT Series, HM514412ASLTT Series, HM514100ATT Series, HM514100ASLTT Series, HM514101ATT Series, HM514101ASLTT Series, HM514101ASLTT Series, HM514102ATT Series, HM514102ASLTT Series, HM514102ASLTT Series
TTP-20DR	HM514400ARR Series, HM514400ALRR Series, HM514400ASLRR Series, HM514402ARR Series, HM514402ALRR Series, HM514402ASLRR Series, HM514410ARR Series, HM514410ASLRR Series, HM514410ARR Series, HM514412ARR Series, HM514412ALRR Series, HM514412ASLRR Series, HM514100ARR Series, HM514100ARR Series, HM514101ARR Series, HM514101ARR Series, HM514101ARR Series, HM514101ASLRR Series, HM514102ARR Series, HM514102ALRR Series
TTP-24D	HM5116100TT Series, HM5116400TT Series, HM5117400TT Series, HM5116402TT Series, HM5116102TT Series, HM5116101TT Series, HM5116412TT Series, HM5116410TT Series HM5116100RR Series, HM5116400RR Series, HM5117400RR Series, HM5116402RR Series, HM5116402RR Series, HM5116102RR Series, HM5116140RR Series, HM5116410RR Series
TTP-28D	HM514800TT Series, HM514800LTT Series, HM514900TT Series, HM514900LTT Series
TTP-28DR	HM514800RR Series, HM514800LRR Series
TTP-32D	HM658512DTT Series, HM658512LTT Series, HM658512LTT-L Series, HN27C101ATT Series, HN27C4001TT Series, HM628512LTT Series, HM628512LTT-SL Series, HM5116800TT Series, HN27V101ATT Series, HM621400P Series, HM621400LP Series, HM624100P Series, HM624100LP Series, HM65V8512DTT Series, HM65V8512LTT Series, HM65V8512LTT-L Series HN62302BTT, HN62314BTT, HN62334BTT, HN62318BTT, HN62328BTT

Applicable ICs (cont)


TTP-32DR	HM658512DRR Series, HM658512LRR Series, HM658512LRR-L Series, HN27C101ARR Series, HN27C4001RR Series, HM5116800RR Series, HN27V101ARR Series, HM65V8512DRR Series, HM65V8512LRR Series, HM65V8512LRR-L Series
TTP-40DA	HM538253TT Series
TTP-40DB	HM514260TT Series, HM514260LTT Series, HM514280TT Series, HM514280LTT Series
TTP-40DAR	HM538253RR Series
TTP-44DB	HM5116170TT Series, HM5116190TT Series, HM5116180TT Series, HM5116160TT Series
TTP-44DBR	HM5116170RR Series, HM5116190RR Series, HM5116180RR Series, HM5116160RR Series
FG-24D	HM100500F Series, HM101500F Series
FG-28D	HM101494F Series
FG-28DA	HM100504F Series, HM101504F Series
FG-28DB	HM101510F Series
FG-32D	HM101514F Series, HM101513F Series, HM101515F Series

Chip Carrier


Unit: mm




Unit: mm



Unit: mm





Applicable ICs

CG-28B	HM100500CG Series
CC-44	HM27C1024HCC Series, HN27C4096CC Series, HN27C4096HCC Series
CP-20D	HM514256AJP Series, HM514256ALJP Series, HM514258AJP Series, HM514266AJP Series, HM511000AJP Series, HM511000AJP Series, HM511001AJP Series, HM511002AJP Series, HM514400AS Series, HM514400ALS Series, HM514400ASLS Series, HM514402AS Series, HM514402ALS Series, HM514410ASLS Series, HM514410AS Series, HM514410ASLS Series, HM514412AS Series, HM514412AS Series, HM514412ASLS Series, HM514100AS Series, HM514100ALS Series, HM514100ASLS Series, HM514101AS Series, HM514101ALS Series, HM514101ASLS Series, HM514101AS Series, HM514101ASLS Series, HM514102AS Series, HM514102AS Series, HM514102ASLS Series, HM514102ASLS Series, HM514102ASLS Series, HM514102ASLS Series, HM514102ASLS Series, HM514102ASLS Series
CP-20DA	HM514400JP Series, HM514400JP Series, HM514400SLJ Series, HM514402JP Series, HM514410JP Series, HM514100JP Series, HM514100LJP Series, HM514100SLJ Series, HM514101JP Series, HM514102JP Series, HM514400AJ Series, HM514400ALJ Series, HM514400ASLJ Series, HM514402AJ Series, HM514402AJ Series, HM514402AJ Series, HM514410AJ Series, HM514410ALJ Series, HM514410ASLJ Series, HM514412AJ Series, HM514412AJ Series, HM514412AJ Series, HM514100ALJ Series, HM514100ASLJ Series, HM514101AJ Series, HM514101AJ Series, HM514101ASLJ Series, HM514101ASLJ Series, HM514102AJ Series, HM514102AJ Series, HM514102ASLJ Series, HM514102AJ Series, HM514102ASLJ Series
CP-24D	HM6289JP Series, HM6289LJP Series, HM6789HAJP Series, HM6288JP Series, HM6288LJP Series, HM6287HJP Series, HM6287HJP Series, HM6208HJP Series, HM6208HLJP Series, HM6708SHJP Series, HM6708AJP Series, HM6207HJP Series, HM6207HLJP Series, HM6707AJP Series, HM53461 Series, HM53462 Series, HM101490JP Series
CP-24DA	HM5116100JP Series, HM5116400JP Series, HM5117400J Series, HM5116402J Series, HM5116102J Series, HM5116101J Series, HM5116412J Series, HM5116410J Series
CP-28D	HM624256JP Series, HM624256LJP Series, HM624256AJP Series, HM624256ALJP Series, HM621100AJP Series, HM621100ALJP Series, HM534251JP Series, HM534252JP Series, HM534251AJ Series, HM534253AJ Series, HM514800JP Series, HM514800LJP Series, HM514900JP Series, HM514900LJP Series
CP-28DN	HM62832HJP Series, HM62832HLJP Series, HM62832UHJP Series, HM62832UHLJP Series, HM67832SHJP Series, HM6709AJP Series, HM6209SHJP Series HM63921JP Series, HM100494JP Series, HM101494JP Series, HM574256JP Series, HM571000JP Series
CP-32D	HM624257JP Series, HM624257LJP Series, HM624257AJP Series, HM5116800J Series, HM624257ALJP Series, HM100504JP Series, HM101504JP Series, HM621400JP Series, HM621400JP Series, HM624100LJP Series, HM62A9128JP Series, HM62A8128JP Series

Applicable ICs (cont)

CP-40D	HM538253J Series, HM538121JP Series, HM538122JP Series, HM538121AJ Series, HM538123AJ Series, HM511664JP Series, HM511665JP Series, HM514280JP Series, HM514280LJP Series, HM514260JP Series, HM514260LJP Series, HM514170JP Series, HM514170LJP Series, HM514190JP Series, HM514190LJP Series, HM511666LJ Series, HM511666LJ Series
CP-42D	HM5116170J Series, HM5116190J Series, HM5116180J Series, HM5116160J Series
CP-44	HM67B932CP Series, HN27C1024HCP Series, HN27C4096CP Series HN62444BCP, HN62442BCP
CP-52	HM62A168CP Series, HM62A188CP Series, HM62B168CP Series, HM62B188CP Series, HM62A2016CP Series
CP-68	HM62A2017CP Series

1. Structure

IC memory devices are classified as NMOS type, CMOS type, and Bi-CMOS type. There are advantages to it's circuit design, layout pattern, degree of integration, and manufacturing process.

All Hitachi memories are produced using standardized design, manufacturing, and inspection techniques. Reliability, a key factor in Hitachi IC design and usage, is enhanced by Test Element Group (TEG) evaluation. This approach ensures the best possible application of our experience and knowledge at every step of IC development.

IC memories consist of memory cells which are circuit patterns arranged within a device at very high density. Examples of memory cell circuitry of MOS memories are shown in Table 1.

The dies of IC memories are encapsulated in various packages. The most common packages are plastic and cerdip. Plastic packages are widely used in many different types of equipment. Cerdip packaging is especially suitable in equipment requiring high reliability. Surface mount packages, such as the plastic leaded chip carrier (PLCC) and small outline package (SOP) have been developed for high density applications.

Hitachi has developed new techniques of IC packaging, thus achieving high levels of reliability. Hitachi plastic IC packages have been improved to match the performance of other hermetically sealed packages.

Table 2 illustrates the appearance and relative sizes of various Hitachi IC packages.

Table 1 Basic Memory Cell Circuit of IC Memories

Classifica- tion	Dynamic RAM	Static RAM	EPROM
Example of basic cell circuit	1		

Table 2 IC Memory Package Outline





Table 2 IC Memory Package Outline (cont)



2. Reliability

Hitachi IC memory reliability test results are listed below.

2.1 Reliability Test Data of Hi-BiCMOS Memory

Hi-BiCMOS memory is a recently developed design, based on the latest fine process technologies. Hi-BiCMOS memory offers a combination of the best features of other, earlier devices—the low power consumption and high integrity of CMOS devices, plus the high speed and high drive capability of bipolar (ECL) circuits. Hi-BiCMOS memory also supports the input and

output levels of both ECL and TTL devices, which allows interfacing with other devices.

The reliability test data for HM101510F-15 ($1M \times 1$ bit) and HM6708AJP-20 ($64k \times 4$ bits) is listed in Tables 3 and 4.

In normal use, Hi-BiCMOS memory reliability is affected by some limitations based on the circuit composition. Besides the normal constraints of CMOS and bipolar device design, Hi-BiCMOS memory should not be used in applications involving deformed or slow signal waveforms that may cause latch-up or other malfunctions. For further information, refer to the detailed specifications on the data sheet for each Hi-BiCMOS device.

Table 3 Results of Hi-BiCMOS Memory Reliability Tests (1)

		HM1	01510F-15 (FPG)								
Test Item	Test Condi- tion	Sam- ples	Total Test Time	Fail- ures	Failure Rate	Test Item	Test Condi- tion	Sam- ples	Total Test Time	Fail- ures	Failure Rate	Remarks
High- tempe- rature pulse opera- tion	Ta = 125°C V _{EE} = -5.2V	328	C.H. 3.28×10 ⁵	0	1/h 3.3×10 ⁻⁶	High- temper- ature pulse opera- tion	Ta = 125°C V _{CC} = 7.0V	380	C.H. 3.8×10 ⁵	1*	1/h 5.3×10 ⁻⁶	* foreign matter
	Ta = 100°C V _{EE} = -7.0V	32	C.H. 3.2×10 ⁴	0	1/h 2.9×10 ⁻⁵	Mois- ture endur- ance	85°C 85% RH 5V	210	2.1×10 ⁵	0	4.4×10 ⁻⁶	
High-tem- perature storage	Ta = 200°C	235	2.35×10 ⁵	0	3.9×10 ⁻⁶	Pres- sure cooker	121°C 100% RH	80	0.16×10 ⁵	0	5.8×10 ⁻⁵	

Table 4 Results of Hi-BiCMOS Memory Reliability Tests (2)

		HM101510	F-15 (FPG)	HM6708AJP-20 (SOJ		
Test Item	Test Condition	Samples	Failures	Samples	Failures	
Temperature cycling	–55° to +150°C, 100 cycles	180	0	180	0	
Soldering heat	260°C, 10 seconds	22	0	22	0	
Thermal shock	0° to +100°C, 10 cycles	50	0	50	0	
Mechanical shock	1500 G, 0.5 ms, three times each for X, Y, and Z axes	22	0			
Variable frequency vibration	100 to 200 Hz, 20 G, three times each for X, Y, and Z axes	22	0			
Constant acceleration	20000 G, 1 minute, each for X, Y, and Z axes	22	0			

2.2 Reliability Test Data of MOS Memory

2.2.1 MOS DRAM and SRAM Tests

Tables 5, 6, and 7 show the reliability test data on 1-Mbit DRAMs (HM511000, HM514256), 4-Mbit DRAMs (HM514100/HM514400), 256-kbit SRAM (HM62256), and 1-Mbit SRAM

(HM628128FP). The life test is performed at high temperature and high voltage to evaluate product reliability using many samples. For all failures identified in the manufacturing process, the data is analyzed in great detail to improve the quality and reliability of both the process and the finished product.

Table 5 Reliability Data on 1M MOS DRAM

	Test Condition		W511000P/ eries (DIP)		1256P	HN Se				
Test Item		Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Remarks
High-tem-	125°C/5.5 V	300	6.00×10 ⁵	0	1.53×10 ⁻⁶	200	4.00×10 ⁵	0	2.30×10 ⁻⁶	*
perature operation	125°C/7 V	1252	4.50×10 ⁵	1*	4.49×10 ⁻⁶	3186	9.34×10 ⁵	0	9.85×10 ⁻⁷	Oxide film failure ×1
operation	150°C/7 V	200	4.00×10 ⁵	0	2.30×10 ⁻⁶	200	4.00×10 ⁵	0	2.30×10 ⁻⁶	· lallule XI
Moisture endurance	85°C 85% RH 5.5 V	420	8.40×10 ⁵	0	1.10×10 ⁻⁶	682	1.36×10 ⁶	0	6.74×10 ⁻⁷	
Pressure cooker	121°C/100% RH	150	4.50×10 ⁴	0	2.04×10 ⁻⁵	200	6.00×10 ⁴	0	1.53×10 ⁻⁵	

Note: Confidence level 60%

	Test Condition		VI511000Z eries (ZIP)		14256ZP	HN Se				
Test Item		Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Remarks
High-tem-	125°C/5.5 V	300	6.0×10 ⁵	0	1.53×10 ⁻⁶	_				
perature operation	125°C/7 V	4368	6.0×10 ⁵	0	1.53×10 ⁻⁶	1100	1.5×10 ⁵	0	6.22×10 ⁻⁶	
operation	150°C/7 V	180	3.6×10 ⁵	0	2.56×10 ⁻⁶	******				
Moisture endurance	85°C 85% RH 5.5 V	426	8.5×10 ⁵	0	1.08×10 ⁻⁶	200	2.0×10 ⁵	0	4.60×10 ⁻⁶	
Pressure cooker	121°C/100% RH	125	3.7×10 ⁴	0	2.70×10 ⁻⁵	100	3.0×10 ⁴	0	3.07×10 ⁻⁵	

Table 6 Reliability Data on 4M DRAM

	Test Condition	HM514100AS/HM514400AS Series (SOJ)				HM514100AZ/HM514400AZ Series (ZIP)				
Test Item		Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Remarks
High-tem-	125°C/5.5 V	823	8.2×10 ⁵	0	1.12×10 ⁻⁶					*
perature operation	125°C/7 V	2514	8.3×10 ⁵	1*	2.43×10 ⁻⁶	1100	1.5×10 ⁵	0	6.22×10 ⁻⁶	Oxide film failure ×1
орстаноп	150°C/7 V	151	1.5×10 ⁵	0	6.09×10 ⁻⁶	_				ianure XI
Moisture endurance	85°C 85% RH 5.5 V	317	3.2×10 ⁵	0	2.90×10 ⁻⁶	300	3×10 ⁵	0	3.07×10 ⁻⁶	
Pressure cooker	121°C/100% RH	100	3×10 ⁴	0	3.07×10 ⁻⁵	100	3×10 ⁴	0	3.07×10 ⁻⁵	

Note: Confidence level 60%

	Test Condition	HM514100AT/HM514400AT Series (TSOP)				HM5116100/HM5116400 Series (SOJ)				
Test Item		Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Remarks
High-tem-	125°C/5.5 V						-		<u>. </u>	
perature operation	125°C/7 V	1100	1.5×10 ⁵	0	6.22×10 ⁻⁶	4146	2.0×10 ⁵	0	5.02×10 ⁻⁶	
operation	150°C/7 V						_			
Moisture endurance	85°C 85% RH 5.5 V	300	3.0×10 ⁵	0	3.07×10−6	156	1.56×10 ⁵	0	6.41×10 ⁻⁶	
Pressure cooker	121°C/100% RH	100	3.0×10 ⁴	0	3.07×10 ⁻⁵	130	3.9×10 ⁴	0	2.56×10 ⁻⁵	

Note: Confidence level 60%

Table 7 Reliability Data on 256k and 1M MOS SRAM

	Test Condition	ł	łM62256FI	P (SOP)	HM				
Test Item		Sam-	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Remarks
High-tem-	125°C/5.5 V	3088	3.11×10 ⁶	0	2.96×10 ⁻⁷	1946	1.08×10 ⁶	0	8.52×10 ⁻⁷	*1
perature operation	125°C/7 V	455	4.55×10 ⁵	0	2.02×10 ⁻⁶	1096	6.78×10 ⁵	1*1	2.98×10 ⁻⁶	Foreign ×2
- p - 1 - 1 - 1	150°C/7 V	103	1.00×10 ⁵	1*1	2.02×10 ⁻⁵	125	2.05×10 ⁵	0	4.49×10 ⁻⁶	
Moisture endurance	85°C/85% RH 7 V	680	6.80×10 ⁵	0	1.35×10 ^{−6}	287	4.14×10 ⁵	0	2.22×10 ⁻⁶	*2 Leak ×1
Pressure cooker	121°C/100% RH	320	6.40×10 ⁴	1*2	3.16×10 ⁻⁵	150	3.90×10 ⁴	0	2.36×10 ⁻⁵	-

2.2.2 Reliability Test Data on EPROM

There are two types of EPROM: the conventional EPROM with a transparent window over the active device area; and the one-time-programmable ROM (OTPROM) packaged in plastic. Table 8 shows the reliability test data on the 512-kbit EPROM (HN27512, HN27512P) and 1-Mbit EPROM (HN27C101, HN27C301).

The high temperature failures shown in Table 8 are due to data dissipation in the memory cells. By absorbing thermal energy, the electrons in the floating gates are activated and dissipated. In actual usage, however, this is not a significant problem since this phenomenon is highly

dependent on temperature (about 1.0 eV of activated energy) that should not appear during normal operation.

The moisture resistance of the OTPROM is satisfactory.

Table 9 shows an example of PROM derating. The primary derating parameter is generally temperature since other operating parameters are specified. The maintaining of low junction temperature during device mounting is especially important for a stable application operation (relative to access time, refresh time, and other characteristics).

Table 8 Reliability Data on 512-kbit and 1-Mbit MOS EPROMs

		HN27512 (Cerdip/Plastic)				HN				
Test Item	Test Condition	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Remarks
High-tem-	125°C/5.5 V	240	4.52×10 ⁵	0	2.03×10 ⁻⁶	220	4.18×10 ⁵	0	2.20×10 ⁻⁶	*
perature operation	125°C/7 V	570	9.55×10 ⁵	0	0.96×10 ⁻⁶	445	8.45×10 ⁵	0	1.09×10 ⁻⁶	Data dis- sipation×49
High-tem-	175°C	290	5.51×10 ⁵	0	1.67×10 ⁻⁶	180	9.0×10 ⁵	0	1.02×10 ⁻⁶	
perature bake	200°C	260	4.02×10 ⁵	1*	5.02×10 ⁻⁶	130	6.49×10 ⁵	1*	3.11×10 ⁻⁶	
	250°C	200	2.09×10 ⁵	8*	4.51×10 ⁻⁵	110	3.07×10 ⁵	40*	1.30×10 ⁻⁴	_
Moisture endurance	85°C/85% RH 5.5 V	300	5.42×10 ⁵	0	1.70×10 ⁻⁶					Data of 512k
Pressure cooker	121°C/100% RH	50	0.10×10 ⁵	0	9.20×10 ⁻⁵	-			_	OTPROM

2.2.3 Reliability Test Data on MASK ROM

Table 10 shows the reliability test data for the 16-Mbit and 8-Mbit MASK ROMs. The MASK


ROM is patterned in the manufacturing process, so data dissipation is not generated during high temperature operations, unlike EPROM and EEPROM devices.

Table 9 Example of HN27C101/HN27C301 Derating

Factor	Temperature				
Failure criteria	Electrical characteristics, function test				
Failure mechanism	Increase of leakage curren				

Results:

The result of high temperature baking of the PROM is shown in the figure at right.



Note: As shown in the figure, decreasing junction temperature will improve reliability. The junction temperature can be calculated by the formula: $Tj = Ta + \theta ja \cdot Pd$ where θja is about 100°C/W with no air flow and about 60° to 70°C/W with 2.5 m/s air flow.

Table 10 Reliability Data on 16-Mbit and 8-Mbit MASK ROMs

		HN624016P (Plastic)				HN				
Test Item	Test Condition	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Sam- ples	Total Test Time	Fail- ures	Failure Rate ^{Note} (1/h)	Remarks
High-tem-	125°C/5.5 V	140	1.4×10 ⁵	0	6.6×10 ⁻⁶	200	4.0×10 ⁵	0	2.3×10 ⁻⁶	
perature operation	125°C/7 V	100	1.0×10 ⁵	0	9.2×10 ⁻⁶	130	1.3×10 ⁵	0	7.1×10 ⁻⁶	-
Moisture endurance	85°C/85% RH 5.5 V	100	1.0×10 ⁵	0	9.2×10 ⁻⁶	150	1.5×10 ⁵	0	6.1×10 ⁻⁶	-
Pressure cooker	121°C/100% RH	60	3.0×10 ⁴	0	3.1×10 ⁻⁵	90	4.5×10 ⁴	0	2.0×10 ⁻⁵	-

2.2.4 Reliability Test Data on MOS Memory (environmental testing)

Tables 11 and 12 list MOS memory environmental test data, showing excellent results without any failures, even in severe environments.

In MOS transistor operations, V_{TH} is a basic process parameter. While in use, MOS memory exhibits almost no change in V_{TH} , largely due to designed-in surface stabilization technology and extremely clean production processes.

Figure 3 shows examples of time dependent degradation for minimum V_{CC} and access time t_{RAC} for 4-Mbit DRAM under high temperature operation test conditions.

2.3 Change of Electrical Characteristics on IC Memories

The degradation of I_{CBO} and h_{FE} are the main factors of performance degradation for inner cell transistors in bipolar memory. The actual element design, however, specifies the operation in a range at which no degradation occurs. In this normal situation, no changes in the operating characteristics, including access time, will arise. Time dependencies in the access time for the HM100500 and HM6708P are shown in Figures 1 and 2.

Table 11 Reliability Data on MOS Memory (1)

				HM511000JP (SOJ)		HM511000ZP (ZIP)		HM511000ATS (TSOP)		HM62256FP (SOP)		HM628128FP (SOP)		(Cerdip)	
Test Item	Test Condition		Fail- ures	Sam- ples	Fail- ures	Sam- ples		Sam- ples	Fail- ures	Sam- ples		Sam- ples	Fail- ures	Sam- ples	Fail- ures
Tempera- ture cycling	–55° to 150°C 10 cycles	3755	0	2786	0 .	1500	0	900	0	3328	0	1215	0	2850	0
Tempera- ture cycling	–55° to 150°C 500 cycles	150	0	200	0	175	0	250	0	482	0	210	0	520	0
Thermal shock	–65° to 150°C 15 cycles	77	0	100	0	50	0	22	0	76	0	77	0	100	0
Soldering heat	260°C, 10 sec	22	0	22	0	22	0	22	0	22	0	35	0	22	0
Mechani- cal shock	1500 G, 0.5 ms					_				_				38	0
Variable frequency vibration	100 to 2000 Hz 20 G	_			_	_		_					_	38	0
Constant acceleration	6000 G													38	0

Table 12 Reliability Data on MOS Memory (2)

		HM514 (SOJ)	1400AS	S HM514400AZ (ZIP)		HM5116400J (SOJ)		HM514400AT (TSOP)		HN624016P (DIP)		HN62408P (DIP)		
Test Item Test Condition	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Sam- ples	Fail- ures	Remarks	
Temperature cycling	–55° to 150°C 10 cycles	949	0	1000	0	1280	0	900	0	330	0	370	0	
Temperature cycling	–55° to 150°C 500 cycles	200	0	200	0	141	0	100	0	70	0	12	0	_ `
Thermal shock	-65° to 150°C 15 cycles	22	0	22	0	32	0	22	0	22	0	22	0	_
Soldering heat	260°C, 10 sec	22	0	600	0	22	0	22	0	22	0	22	0	-




Figure 1 Time Dependent Degradation in Access Time for Hi-BiCMOS Memory




Figure 2 Time Dependent Degradation in Minimum V_{CC} and t_{AA} for Hi-BiCMOS Memory




Figure 3 Time Dependent Degradation in Minimum V_{CC} and t_{RAC} for MOS Memory

2.4 Failure Mode Rate

Figures 4 and 5 show examples of failure modes identified in user applications. Since IC memories require the finest pattern process technology, the percentage of failures due to factors such as pinholes, photoresist defects, and foreign materials tends to increase along with product complexity. Hitachi has continued to improve its fabrication

process technology, and performs 100% high temperature "burn-in" screening as a standard part of manufacturing.

Hitachi collects and analyzes customer usage data as part of a program designed to achieve higher product reliability. This analysis is a very useful feature of the program.




Figure 4 Failure Mode Rates for Hi-BiCMOSMemory




Figure 5 Failure Mode Rates for MOS Memory

3. Reliability of Semiconductor Devices

3.1 Reliability Characteristics for Semiconductor Devices

Hitachi semiconductor devices are designed, manufactured, and inspected to achieve a high level of reliability. System reliability is improved by combining highly reliable components with the proper environmental conditions. This section describes the reliability characteristics, failure types, and their mechanisms in terms of devices. First, the semiconductor device characteristics are examined in light of their reliability.

- Semiconductor devices are essentially structure sensitive as seen in surface phenomena.
 Fabricating devices requires precise control of a large number of process steps.
- 2. Device reliability is partly governed by electrode materials and package materials, as well as by the coordination of these materials with the device materials.
- 3. Devices employ thin-film and fine-processing techniques for metallization and bonding. Fine materials and thin-film surfaces sometimes exhibit different physical characteristics from the bulk quantities of identical materials.
- 4. Semiconductor device technology advances very quickly, and therefore many new devices have been developed using new processes over a short period of time. Hence, conventional device reliability data cannot always be used for comparisons.
- 5. Semiconductor devices are characterized by

- volume production. Therefore, manufacturing variation is an important consideration.
- 6. Initial and accidental failures are only considered to be semiconductor device failures based on the fact that semiconductor devices are essentially semipermanently operable. However, failures caused by worn or aged materials and migration should also be reviewed when electrode and package materials are not suited for particular environmental conditions.
- 7. Component reliability may depend on the device mounting, conditions used, and environment. Device reliability is affected by such factors as voltage, electric field strength, current density, temperature, humidity, gas, dust, mechanical stress, vibration, mechanical shock, and radiation magnetic field strength. Device reliability is generally represented by a failure rate. "Failure" implies that a device has lost its function, and includes intermittent degradation or complete destruction.

Generally, the failure rate of electrical components and equipment is represented by the "bathtub" curve as shown in Figure 6. For semiconductor devices, the configuration parameter of the Weibull distribution is smaller than 1, which indicates an initial failure type. Such devices ensure a long lifetime unless extreme environmental stress is applied. Therefore, initial and accidental failures can become a problem for semiconductor devices. Semiconductor device reliability can be represented physically as well as statistically. Both failure aspects have been thoroughly analyzed to establish a high level of reliability.

3.2 Failure Types and Their Mechanisms

3.2.1 Failure Physics

Failure physics is, in a broad sense, a basic technology of "physics + engineering." It is used to examine the physical mechanism of failures, in terms of atoms and molecules, to improve device reliability. This physical approach was introduced to the reliability field to answer the demand for minimized developmental cost and time. These conditions were derived from the development of solid-state physics (semiconductor physics) since the 1940's and from other associated device development. Failure physics has been employed to do the following:

- 1. Detect failed devices as soon as possible.
- 2. Establish models and equations used for failure prediction.
- 3. Evaluate the reliability in short time periods by accelerated life testing.

The purpose of the failure physics approach is to contribute to reliability related fields such as product design, prediction, test, storage, and usage, by including physics as a basic technology to conventional experimental and statistical approaches.

3.2.2 Failure Types and Their Mechanisms

The physical aspects of device failures are covered in this section. Semiconductor device failures are basically categorized as open, short circuit, deterioration, and miscellaneous failures. These failures and their causes are summarized in Table

- 13. Typical failure mechanisms are as follows:
- 1. Surface deterioration

The pn junction has a charge density of 10^{14} to 10^{20} cm⁻³. If charges exceeding the above density are accumulated on the pn junction surface, the electrical characteristics of the junction will tend to vary. Although the surface of such devices as planar transistors is generally covered with a SiO_2 film and is in an inactive state, the possibility of deterioration caused by the surface channels still exists. Surface deterioration depends heavily on the applied temperature and voltage and is often handled by the reaction model.

An example of a recent failure is the surface deterioration caused by hot carriers. Hot carriers are generated when such devices as MOS dynamic RAMs are operated at a voltage near the minimum breakdown voltage BV_{DS}, thus raising the internal voltage and establishing a strong electric field near the drain of the MOS device. This may be a result from reduced device geometry (from 2 µm to 0.8 um) as technological advances have occurred in production methods. Generated hot carriers may affect the surface boundary characteristics on a section of the gate oxide film, resulting in the degradation of the threshold voltage (V_{TH}) and counter conductance (gm). Hitachi devices have consistently employed improved designs and process techniques to prevent these problems. However, as processes become even finer, surface deterioration may become a serious problem.




Figure 6 Typical Failure Rate Curve

2. Electrode-related failures

The concern for electrode-related failures has increased as multilayer metallization has become more complex. Noticeable failures include electromigration and Al metallization corrosion in plastic sealed packages.

a. Electromigration

This phenomenon takes place when metal atoms are moved by a large current of about 10⁶ A/cm² that is supplied to the metal. When ionized atoms collide with the current of electrons, an "electron wind" is produced. This wind moves the metal atoms in the opposite direction from the current flow, which generates voids at a negative electrode, and hillock and whiskers at the opposite side. The generated voids increase wiring resistance and cause excessive currents to flow in some areas, leading to disconnection. The generated whiskers may cause short circuits in multimetal lines.

b. Multimetal line related failures

Major failures associated with multimetal lines include increased leakage currents, short circuits caused by a failed dielectric interlayer, and increased contact metal resistance and disconnection between metal wirings.

c. Al line corrosion and disconnection

When plastic encapsulated devices are subjected to high temperatures, high humidity, or a bias-applied condition, the Al electrodes in the devices can cause corrosion or disconnection (Figure 7). Under high temperature and high humidity, corrosion is randomly generated over the element surface.

However, after an extended period of time, such corrosion does not significantly increase. This type of failure is possibly due to initial failures associated with manufacturing variances. It is also known that such failures can be generated when the adhesion surface between an element and resin is separated or when foreign materials are attached to the element with human saliva. Under a bias-applied, high temperature, high humidity condition, on the other hand, pit corrosion is generated in higher potential areas while in lower potential areas, intergranular corrosion occurs. Once this failure occurs in part of a device, the device can become worn out in a relatively short time. This failure proves to depend on the hydroscopic volume resistivity of sealed resin. The Al line corrosion mechanism described above is summarized in Figure 8.




Figure 7 Categorized Al Corrosions




Figure 8 Plastic Package Cross Section and Al Corrosion Mechanism

3. Bonding related failures

a. Degradation caused by intermetallic formation

Bonding strength degradation and contact resistance increase are caused by compounds formed in the connections between Au wire and Al film or between Au film and Al wire. These are the most serious problems in terms of reliability. The compounds are formed rapidly during bonding and are increased through thermal treatment. Consequently, Hitachi products are subjected to a lower-temperature, shorter-period bonding whenever possible.

b. Wire creep

Wire creep is wire neck destruction in an Au ball along an intergranular system occurring when a plastic sealed device is subjected to a long-term thermal cycling test. This failure results from increased crystal grains due to heat application when forming a ball at the top of an Au wire, or from an impurity introduced to the intergranular system. Bonding under usual conditions with no abnormal loop configuration failures does not cause this failure, unless a severe long-term thermal cycling test is applied. Accordingly, wire creep is not a problem in actual usage.




Figure 9 An Example of Moisture Resistance by High Temperature, High Humidity, and High Bias




Figure 10 Relationship Between Temperature and Time to 1% Failure (RH = 85%)

c. Chip crack

With the increase in chip size associated with the increased number of incorporated functions, more problems have been occurring during assembly, such as chip cracks during bonding. Bonding methods include Au-silicon eutectic, soldering and Ag-paste. Soldering and Ag-paste exhibit few chip crack problems. For Au-silicon eutectic, in contrast, large stress is applied to a pellet due to its strength and high temperature resistance for attachment, which may result in critical chip defects. Today, the chip destruction limit can be determined by finite-element method and by distortion measurement using a fine accuracy gauge. Ideally, Au-silicon eutectic should be evenly applied over the entire surface. Therefore, specifications for Au-silicon eutectic have been established based on stress analysis and thermal cycling test results.

- d. Reduced maximum power dissipation
 For power devices, heat fatigue due to
 thermal expansion coefficient mismatches
 among different materials deteriorates
 thermal resistance. This results in
 decreased maximum power dissipation.
- 4. Sealing related failures
 Hermetic sealing packages, including metal,
 glass, ceramic, and all other types, have the
 possibility of the following failures.

- Al line corrosion on the chip surface due to slight moisture and reactions between different ionized materials.
- Intermittent moving foreign metals causing short circuiting.
- Al line corrosion due to extraneous H₂0 caused by hermetic failure.

Moving foreign matter, even if it is a non-active solid, can be charged up within a cavity during movement, thereby inducing parasitic effects and metal shorts. The foreign matter detection method is specified by the MIL-STD-883C, PIND (particle impact noise detection) test. The PIND test consists of filtering a particle impact waveform (ultrasonic waveform), detecting it with a microphone, and then amplifying it.

5. Disturbance

a. Electrostatic discharge destruction

Destruction caused by electrostatic discharge is a problem common to semiconductor devices. A recent report introduced three modes of this failure: the human body model, a charged device model, and a field induced model.

The human body is easily charged. A person just walking across a carpet can be charged up to 15,000 V. This voltage is high enough to destroy a device. An equivalent circuit of the human body model is shown in Figure 11. The human body's capacitance C_b and resistance R_b are 100 to




Figure 11 Equivalent Circuit of the Human Body Model

200 pF and 1000 to 2000 Ω , respectively. Assuming a body is charged with 2000 V, the dissipated energy is obtained as follows: With a time constant of 10^{-7} s, the dissipated energy is 2 kW, which is enough to destroy a small area of a chip.

In the charged device model, charges are accumulated in a device, not a human body, and discharged through contact resistance during a short time. The equivalent circuit of this model is shown in Figure 12. Device size and device position relative to ground are important parameters in this model since the model depends on device capacity.

In the field induced model a device is left under a strong electric field or is affected by nearby high voltage. Since the capacitors or leads of a device act like antennas, the following cases will possibly cause its destruction.

- A device is incorporated into a high electric field such as a CRT.
- A device is left under a high-frequency electric field.
- A device is moved within a container charged at high voltage, such as a tube.

b. Latch-up

Latch-up is a problem unique to CMOS devices. This problem is a thyristor phenomenon caused by a parasitic PNP or NPN transistor formed in the CMOS configuration. Latch up occurs when an accidental surge voltage exceeding a maximum rating, a power supply ripple, an unregulated power supply, or noise is applied, or when a device is operated from two sources having different setup voltages. These cases can cause input or output current to flow in the opposite direction from the usual flow, which triggers parasitic thyristors. This results in an excessive current flowing between a power supply and ground. This phenomenon continues until the power is removed or the current flow is reduced to a certain level. Once latch-up occurs in an operating device, the device will be destroyed.

Much effort should be made in designing circuits to prevent latch-up. Input or output currents that trigger latch-up start to flow under the following conditions.

$$V_{in} > V_{CC}$$
 or $V_{in} < GND$ for input level $V_{out} > V_{CC}$ or $V_{out} < GND$ for input level

Circuits should be designed so that no forward current flows through the input protection diodes or output parasitic diodes.




Figure 12 Equivalent Circuit of a Charged Model

c. Soft errors

When α -particles are generated from uranium or thorium on or near the silicon surface of an LSI chip and bombard the Si substrate, electron-hole pairs are formed. They act as noise to memory cell nodes and data lines, which results in data errors. This type of error occurs temporarily and is called a soft error. This phenomenon is shown in Figure 13. Only electrons from

among the electron-hole pairs are collected into a memory cell. As a result, the cell changes from a state of 1 to 0, which is a soft error.

Hitachi devices have been subjected to simulation and irradiation tests to prevent soft errors. In some cases, an organic material, PIQ, is applied to the surface of the device.




Figure 13 Soft Errors Caused by α-Particles in Dynamic Memory

Table 13 Failure Causes and Mechanisms

Failure Related Ca	uses	Failure Mechanisms	Failure Modes			
Passivation	Surface oxide film, insulating film between metallizations	Pin hole, crack, uneven thickness, contamination, surface inversion, hot carrier injected	Degradation of breakdown voltage, short, leak current increased, h _{FE} degraded, threshold voltage variation, noise			
Metallization	Interconnection, contact, through hole	Flaw, void, mechanical damage, break due to uneven surface, non-ohmic contact, insufficient adhesion strength, improper thickness, electromigration, corrosion	Open, short, resistance increased			
Connection	Wire bonding, ball bonding	Bonding runout, compounds between metals, bonding position mismatch, bonding damaged	Open, short resistance increased			
Wire lead	Internal connection	Disconnection, sagging, short	Open, short			
Diffusion, junction	Junction diffusion, isolation	Crystal defect, crystallized impurity, photo resist mismatching	Degradation of breakdown voltage, short			
Die bonding	Connection between die and package	Peeling chip, crack	Open, short, unstable operation, thermal resistance increased			
Package sealing	Package, hermetic seal, lead plating, hermetic package and plastic package, filler gas	Integrity, moisture ingress, impurity gas, high temperature, surface contamination, lead rust, lead bend, break	Short, leakage current increased, open, corrosion soldering failure			
Foreign matter	Foreign matter in package	Dirt, conducting foreign matter, organic carbide	Short, leakage current increased			
Input/output pin	Electrostatistics, excessive voltage, surge	Human body charged device	Short, open, fusing			
Disturbance	α particle	Electron hole generated	Soft error			
	High electric field	Surface inversion	Leakage current increased			

Fine Geometry Related Problems
 LSI circuit geometry has been reduced down to
 0.8 μm, and further reductions are expected.
 However, while transmission line dimensions
 have undergone this substantial reduction in

size, power supplies have not been correspondingly adjusted for 5 V use. Problems associated with finer geometries are shown in Table 14.

Table 14 Finer Geometry Related Problems

Item	Problems	Countermeasure Oxide film formation process improved Cleaning Gettering Screening			
5 V single supply voltage	 Breakdown voltage of gate oxide films SiO₂ defects 				
Horizontal dimension reduction	 Soft errors by α particles Al reliability CMOS latch up Mask alignment margin Hot carriers 	Surface passivation film improved • Metallization improved • Design/layout improved • Process improved			
Vertical and horizontal dimension reduction	 Higher breakdown voltage not permitted Electrostatic discharge resistance reduced 	Use of low voltage examined • Configuration improved • Protection circuits enhanced			

1. Views on Quality and Reliability

Hitachi products should always meet individual users' purposes and required quality levels, maintaining satisfactory performance for general applications. Hitachi works continuously to assure high reliability standards for our IC memories in actual usage. To meet user needs and to cover expanding applications, Hitachi has defined these goals:

- 1. Establish reliability by design during new product development.
- 2. Establish quality at all steps in the manufacturing process.
- 3. Strengthen the inspection process at all points.
- 4. Improve product quality based on user data.

Furthermore, to reach the highest quality and performance levels, development and production teams cooperate very closely with Hitachi research laboratories. All these methods together make it possible for Hitachi to meet and exceed user requirements.

2. Reliability Design of Semiconductor Devices

2.1 Reliability Targets

The establishment of reliability targets is important in manufacturing and marketing, as well as in determining function and price. Practically, the reliability targets cannot be determined from failure rates produced by any single common test condition; they are based on many factors such as equipment characteristics, target system purposes, derating applied during design, operating conditions, and maintenance requirements.

2.2 Reliability Design Factors

Timely analysis and execution are essential to achieve performance based on reliability targets. The primary design items of interest are design standardization, device process and structural design, design review, and reliability testing.

1. Design standardization

Design standardization requires the establishment of design rules and the specification of parts, materials, and processes. When design rules are being established for the circuit, cell, and layout designs, critical quality and reliability features should also be examined. By doing this effectively, the use of standardized processes or materials, even in newly developed products, should generate much higher reliability (with the possible exception of special requirements or functions).

2. Device process and structural design

It is important during device design to consider the total balance of process design, structural design, and circuit and layout design. Especially in the case of applying new processes or new materials, at Hitachi we study the technology in depth prior to any detailed device development.

3. Reliability testing by test site

The test site is also called the test pattern. It is a useful method for evaluating the reliability of complex ICs and complicated functions.

- a. The purposes for the test site are:
- To make clear definitions about fundamental failure modes
- To analyze relationships between failure modes and manufacturing processes and/or conditions
- To analyze failure mechanisms
- To establish QC points in manufacturing
- b. The effects of the test site are:
- Evaluation of common fundamental failure modes and failure mechanisms
- Determination of predominant failure modes, and comparisons with field experiences
- Analysis of relationships between failure causes and manufacturing factors
- Simplification of testing

2.3 Design Review

Design review is a method to systematically confirm whether or not a design satisfies the performance required by users, whether it meets all specifications, and whether the technical items accumulated in test data and application data are effectively utilized.

In addition, from the standpoint of comparisons to competitive products, a major focus of the design review is to insure the quality and reliability of the product. At Hitachi, the design review is performed as a part of new product development, and when changing existing products.

The following items are considered in design review.

- Describing the product based on specified design documents.
- 2. Planning and executing each product function and program (such as calculations) by considering the product and its documentation from the standpoint of each participant. Experiments and further investigations are

- indicated if any results are not exactly as expected.
- 3. Determining the contents and methods of reliability testing based on design documents and drawings.
- 4. Checking manufacturing process ability to achieve design goals.
- 5. Arranging preparations for production.
- 6. Planning and executing each product function and program of all design changes proposed by individual specialists. Generating tests, experiments, and calculations as needed to confirm the results of each design change.
- Refering to past performance and failure experiences with similar devices. Confirming the prevention of any repetition of such experience, and planning and executing a test program to prove this level of performance.

At Hitachi, design reviews including these steps of analysis and decision are made using individual check lists according to each objective.

3. Quality Assurance System of Semiconductor Devices

3.1 Activity of Quality Assurance

At Hitachi, these are the general purposes of quality assurance:

- Problems are resolved within each step, so that by the final stage of production even very small potential failure factors will be removed.
- Information developed at every step is used in other steps, as indicated, to improve quality in the entire production sequence, and therefore achieve satisfactory levels of reliability and performance.

3.2 Qualification

For maximum product quality and reliability, qualification tests are done at each stage of trial production and mass production, based on design reliability as described in Section 2 "Reliability Design of Semiconductor Devices."

These are the purposes of qualification at Hitachi.

- 1. Qualify the product objectively from a customer standpoint (as by a third party).
- 2. Consider the failure experiences and data provided by customers.
- 3. Qualify every change in design and process.
- 4. Qualify, with special emphasis, all final choices of parts, materials, and processes.
- 5. Establish control points within the production procedure by considering the process ability and factors of manufacturing variance.

Figure 1 shows the general outline of design qualification at Hitachi.




Figure 1 Flowchart of Device Design Qualification

3.3 Quality and Reliability Control in Mass Production

In mass production, quality is the functional

responsibility of each department, primarily as defined by the manufacturing department and the quality assurance department. The total function flow is shown in Figure 2.




Figure 2 Flowchart of Quality Control in the Manufacturing Process

3.3.1 Quality Control on Parts and Materials

With the tendency toward higher performance and higher reliability of devices, the quality control of parts and materials becomes more important. Items such as crystals, lead frames, fine wire for wire bonding, and packages and materials required in manufacturing processes like mask patterns and chemicals are all subject to inspection and control. Besides the qualification of parts and materials as stated in Section 3.2, the quality control of parts and materials begins at incoming inspection,

which is performed based on purchase specifications, drawings and (mainly) sampling tests based on MIL-STD-105D. Other activities related to quality assurance are as follows.

- 1. Technology meetings with vendors.
- 2. Approval and guidance of vendors.
- 3. Analysis and test of physical chemistry.

The typical check points of parts and materials are shown in Table 1.

Table 1 Quality Control Check Points of Parts and Materials (example)

Material parts	Important control items	Check points
Water	Appearance	Damage and contamination on surface
	Dimension	Flatness
	Sheet resistance	Resistance
	Defect density	Defect numbers
	Crystal axis	
Mask	Appearance	Defect numbers, scratches
	Dimension	Dimension level
	Resistoration	
	Gradation	Uniformity of gradation
Fine wire for wire bonding	Appearance Dimension	Contamination, scratches, bend, twist
	Purity	Purity level
	Elongation ratio	Mechanical strength
Frame	Appearance	Contamination, scratches
Tame	Dimension	Dimension level
	Processing accuracy	Dimonolor love.
	Plating	Bondability, solderability
	Mounting characteristics	Heat resistance
Ceramic package	Appearance	Contamination, scratches
o o commo paromago	Dimension	Dimension level
	Leakage resistance	Airtightness
	Plating	Bondability, solderability
	Mounting characteristics	Heat resistance
	Electrical characteristics	
	Mechanical strength	Mechnical strength
Plastic	Composition	Characteristics of plastic material
	Electrical charactristics	
	Thermal characteristics	
	Molding performance	Molding performance
	Mounting characteristics	Mounting characteristics

3.3.2 Process Quality Control

Control of process quality is extremely significant in the overall process of device quality assurance. Quality control functions at every stage of production are described below. Figure 3 lists specific process quality control factors.

1. Quality control of products in every stage of production

Potential device failure factors should be removed as soon as possible in the manufacturing process. To do this, check points are set up within each process to prevent products exhibiting failure factors to move onto any following process. Especially for devices designed for high reliability, manufacturing lines are rigidly monitored to control process quality. Additionally, we perform very stringent checks on some processes and/or lots, and even 100% inspections in certain critical processes to remove potentially failing items related to unavoidable manufacturing variances. Screening based on high temperature aging or temperature cycling are also part of quality assurance procedures. Controlling quality during processing includes these items:

- a. Control of conditions of equipment and workers
- b. Sampling test of uncompleted products
- c. Proposal and implementation of improvements in working conditions
- d. Continuous worker education
- e. Maintenance and improvement of yields
- f. Identification of quality problems, and implementation of countermeasures to eliminate them
- g. Communication of quality-related information
- 2. Quality control of manufacturing facilities and measuring equipment

Manufacturing facilities have been developed

to answer the need for higher device performance and automated production. It is also important to define and accurately measure quality and reliability.

At Hitachi, automated manufacturing is used to reduce manufacturing variances. The operation of high performance equipment requires automated control to function properly.

Maintenance inspections are carried out daily to ensure proper quality control, and in some instances at other more frequent intervals according to specifications, at every check point.

The adjustment and maintenance of measuring equipment is done according to specifications and past experience, and is vigorously monitored to maintain and improve the quality of our products.

3. Quality control of the manufacturing environment and submaterial

Final quality and reliability of devices are especially affected by manufacturing processes. We therefore thoroughly control factors of the manufacturing environment, such as gases or pure water.

Dust control is critical to achieve higher integration and higher device reliability. To maintain and improve the cleanliness of the manufacturing site, we take great care to keep buildings, facilities, air-conditioning systems, materials, clothes, and all possible elements associated with production as clean and dustfree as we can. We extend this effort to periodically check the ambient air in the manufacturing facility for floating dust, and we check for any minute amounts which might have accumulated on the floor, other surfaces, or on any equipment.

Quality Assurance of IC Memories

	Process	Contro	l Point	Purpose of Control
	∇ Purchase of Material			
Wafer-	_	Wafer	Characteristics, Appearance	Scratch, Removal of Crystal Defect Wafer
	Surface Oxidation	Oxidation		Assurance of Resistance
	Oxidation on Surface		Appearance, Thickness of Oxide Film	Pinhole, Scratch
	Photo Resist	Photo		
	Olnspection on Photo Resist ◇PQC Level Check	Resist	Dimension, Appearance	Dimension Level Check of Photo Resist
	Diffusion	Diffusion	Diffusion Depth, Sheet Resistance	Diffusion Status
	O Inspection on Diffusion OPQC Level Check		Gate Width Characteristics of Oxide Film Breakdown Voltage	Control of Basic Parameters (VTH, etc) Cleaness of surfac Prior Check of VIH Breakdown Voltage Check
	Evaporation	Evapo-	Thickness of Vapor Film, Scratch, Contamination	Assurance of Standard Thickness
	Olnspection on Evaporation ◇PQC Level Check			
	Wafer Inspection	Wafer	Thickness, VTH Characteristics	Prevention of Crack, Quality Assurance of Scribe
	Inspection on Chip Electrical Characteristics	Chip	Electrical Characteristics	:
	OChip Scribe OInspection on Chip Appearance	-	Appearance of Chip	
Frame-	♦ PQC Lot Judgement			
rrame-	♦ Assembling	Assembling	Appearance after Chip Bonding Appearance after Wire Bonding	Quality Check of Chip Bonding Quality Check of Wire Bonding
	◇ PQC Level Check		Pull Strength, Compression Width, Shear Strength	Prevention of Open and Short
	 Inspection after Assembling ◇PQC Lot Judgement 		Appearance after Assembling	
Packag	Sealing	Sealing	Appearance after Sealing Outline, Dimension	Guarantee of Appearance
	♦ PQC Level Check ♦ Final Electrical Inspection	Marking	Marking Strength	
	◇ Failure Analysis		Analysis of Failures, Failure Mode, Mechanism	Feedback of Analysis Information
	Appearance Inspection Sampling Inspection on Products			
	Receiving			
	Shipment			1

Figure 3 Example of Process Quality Control Factors

Quality Assurance of IC Memories

3.3.3 Final Tests and Reliability Assurance Tests

1. Final tests

Lot inspection is done by the quality assurance department for products already passed in 100% testing during the manufacturing process. Although 100% performance is expected, sample lot inspection is also carried out to prevent any possible accidental mixture of failed products with regular, satisfactory devices.

The extra lot inspection not only confirms that all products meet all user requirements, but considers any other potential factors. Our lot inspection is based on MIL-STD-105D.

2. Reliability assurance tests

To assure reliability, appropriate tests are performed periodically on each manufacturing lot if the user requires such a high level of examination.




Figure 4 Process Flowchart for Customer-Reported Failure

Outline of Testing Method

1. Inspection Method

In memory IC inspection, the quality cannot be judged solely by a DC test on the external pins. The number of elements such as transistors which can be judged in a DC test is a very small part of all elements. The proposed address patterns listed below inspect whether internal circuits are functioning correctly.

- 1. All low, all high
- 2. Checker flag
- 3. Stripe pattern
- 4. Marching pattern
- 5. Galloping
- 6. Walking
- 7. Ping-pong

These are only a few representative samples of the testing options. There are also patterns to check the mutual interference of bits and the maximum power dissipation. Among the listing, 1 through 4 are called N patterns, which can check one sequence of N-bit IC memory with several consecutive cycles of N patterns. 5 through 7 are called N² patterns, which need several cycles of N² patterns to check one sequence of N-bit IC memory. Serious problems arise using N² patterns in large-capacity memory. For example, the inspection of 1-Mbit memory with the galloping pattern takes considerable time—about 120 hours. 1, 2, and 3 are rather simple and effective

methods, but these patterns will not find all the failures in decoder circuits. Marching is the most simple and powerful pattern to check the functions of IC memories.

2. Marching Pattern

The marching pattern, as its name indicates, is a pattern in which 1s sequentially replace 0s throughout the device. The 1s "march" into all bits of 0. For example, a simple addressing of 16-bit memory is described below.

- 1. Clear all bits (see Figure 1 a).
- 2. Read 0 from the 0th address and check that read data is 0. Hereafter, to read means "checking and judging data."
- 3. Write 1 on the 0th address (see Figure 1 b).
- 4. Read 0 from the 1st address.
- 5. Write 1 on the 1st address.
- 6. Read 0 from the nth address.
- 7. Write 1 on the nth address (see Figure 1 c).
- 8. Repeat 6 and 7 to the last address. Finally all data will be 1.
- 9. After all data has become 1, repeat from 2 through 8 replacing 0 with 1.

In this method, 5N address patterns are necessary for the N-bit memory.




Figure 1 Addressing Method of 16-Bit Memory in the Marching Pattern

1. Static RAM

1.1 Static RAM Memory Cell

A memory cell used in Hitachi static RAM consists of 4 NMOS transistors and 2 load resistors as shown in Figure 1-1. The data in the cell can be retained as long as power is supplied, and read out without being destroyed.

1.2 Data Retention Mode and Battery Backup System

The data in RAM is destroyed at power off. However, CMOS static RAM has a data retention mode. In this mode, power consumption at standby is extremely low and supply voltage can be reduced to 2 V. This enables a battery backup system to retain the data during power failure.

Data Retention Mode: The important point in designing a battery backup system is the timing relationship between the memory power supply and the chip select signal during a change from the ordinal power source and battery power. If proper timing for the change is missed, memory data might be destroyed.

Figure 1-2 shows the timing for switching the power supply. The definitions for the technical terms related to the data retention mode are as follows.

Data retention mode: The period during which the supply voltage is lower than the specified operation voltage. During this period, memory must be kept in non-select condition (e.g. $\overline{CS} = V_{DR} - 0.2 \text{ V}$).

t_{CDR} (time from chip select to data retention): The minimum time needed to change from operating mode to data retention mode. Normally 0 ns.

t_R (operation recovery time): The minimum time needed to change from data retention mode to operating mode.

V_{DR} (data retention voltage): The voltage applied in data retention mode. Normally the minimum supply voltage needed to retain memory data is 2 V.

 $I_{\rm CCDR}$ (data retention current): The current consumption in the data retention mode depends on the memory power supply voltage and ambient temperature. It is specified as supply voltage, $V_{\rm DR} = 3.0 \text{ V}$.

Battery Backup System: The sequence of activities required to switch to battery backup is as follows.

1. External circuit detects a failure in the system power supply.




Figure 1-1 Static RAM Memory Cell




Figure 1-2 Timing for Battery Backup Application

- External circuit switches the RAM to standby mode.
- 3. External circuit separates the RAM from the system power supply.
- 4. External circuit switches to the backup power supply.

The control circuit detects the power failure and disconnects the power source after switching memory to the standby mode. On recovery, it confirms the power supply availability and, after some delay, returns memory to the operating mode. Memory control signals depend on the types of memory used in the system.

Using memory with only one CS:
 The NAND signal between the control signal and chip select signal should be connected to CS. Since the level of CS in the data retention mode must be higher than V_{DR} - 0.2 V, the power supply for this NAND gate must either be shared with the memory power supply or be pulled up to the memory power supply.

2. Using memory with two \overline{CS} :

Basically, the signals are the same as above. In general use, two pins should be used for the control signal and the chip select signal, respectively. When the \overline{CS} intercepts the current path of other pins in the input buffers, it is used as control signal input for the data retention mode.

3. Using memory with \overline{CS} and \overline{CS} :

Since CS selects the chips at high level, it is preferable to use CS rather than \overline{CS} as a control signal input for the data retention mode. As soon as power down is detected, the signals should be brought low. Therefore, a pull-up to the memory power supply level is not needed, thus simplifying the circuit organization.

Figure 1-4 shows an example of a battery backup system circuit. Hitachi recommends using CMOS logic for gate G1 in a control circuit and memory V_{CC} . The low V_{CE} transistor Q_1 is required to switch the regulating circuit from system power supply to backup power supply.




Figure 1-3 Example of Battery Backup System




Figure 1-4 Example of a Battery Backup System Circuit

2. Pseudo-Static RAM

2.1 Pseudo-Static RAM Features

A new type of memory, pseudo-static RAM (PSRAM), provides the advantages of dynamic RAM (low cost, high density), and static RAM (easy usage). An IC memory consists of memory cells for data storage, and input/output circuits for interfacing to the external circuits. PSRAM provides memory cells and peripheral circuits of DRAM, external control circuits (including a part of refresh control circuits not provided by dynamic RAM) and interface circuits similar to those of static RAM on a single chip as shown in Table 2-1. The address input is not multiplexed, and the data input/output is byte-wide like the standard static RAM. With PSRAM, a medium density memory system can be easily designed. PSRAM provides address refresh, automatic refresh, and self-refresh.

Using PSRAM, the circuits interfacing to the CPU can be drastically reduced, compared with DRAM. Figure 2-1 shows examples of system design using PSRAM and DRAM. Figure 2-2 shows a block diagram of the PSRAM.

2.2 1-Mbit Pseudo-Static RAM Function

Read/Write Cycle: Figures 2-3 and 2-4 show the timing chart for the read/write cycle of the 1-Mbit pseudo-static RAM HM658128A. The HM658128A can perform two types of access in a read cycle, \overline{CE} access (Figure 2-3 a) and \overline{OE} access (Figure 2-3 b). It writes the data at the rising edge of \overline{WE} (Figure 2-4 a) or at the rising edge of \overline{CE} (Figure 2-4 b). The \overline{CS} pin should be brought high when the address is latched at the falling edge of \overline{CE} in the read/write cycle. The HM658128A has no \overline{OE} specification at the falling edge of \overline{CE} as it provides both the \overline{OE} pin and the \overline{RFSH} pin.

Table 2-1 PSRAM Features

	SRAM	PSRAM	DRAM
Memory cell	4 Tr + 2 R	1 Tr + 1 C	1 Tr + 1 C
Address	Single address	Single address	Multiplexed address
Refresh	Not necessary	Necessary	Necessary
External circuits	Simple -	-	Complex




Figure 2-1 System Organization




Figure 2-2 Block Diagram (PSRAM)

CS Standby Mode: The HM658128A enters the CS standby mode for one cycle if CS goes low at the falling edge of \overline{CE} (Figure 2-5).

Address Refresh: Address refresh mode performs refresh by accessing to row addresses (A0–A8) 0–511 sequentially within 8 ms as shown in Figure 2-6 (in the distributed mode). In this mode, CS should be high at the falling edge of $\overline{\text{CE}}$.





Figure 2-3 Read Cycle



CE Standby
CS

Figure 2-4 Write Cycle

Figure 2-5 CS Standby Mode




Figure 2-6 Address Refresh

Automatic Refresh: The HM658128A goes to automatic refresh mode, while \overline{CE} is high, if \overline{RFSH} falls and is kept low for more than t_{FAP} .

It is not required to input the refresh address from address pins A0–A8, as it is generated internally. Figure 2-7 shows the timing chart for distributed refresh. In the automatic refresh mode, the timing for only \overline{CE} and \overline{RFSH} are specified.

Self-Refresh: Self-refresh mode performs refresh at an internally determined interval. The HM658128A enters this mode when the internal refresh timer is enabled by keeping $\overline{\text{CE}}$ high and $\overline{\text{RFSH}}$ low for more than 8 μ s (Figure 2-8).

Considerations for Using the HM658128A: The following should be considered when using the HM658128A.

• Data retention:

The HM658128A can retain data on battery power. The HM658128AL, a low power version, offers a typical self-refresh or standby current of $100 \, \mu A$.

A 1-Mbyte system (using eight HM658128Ls) can retain the data for about 1.5 months with a battery supplying 1000 mAh current. $V_{CC} = 5$ V $\pm 10\%$ must be maintained for data retention.

· Power on:

Start HM658128A operation by executing more than eight initial cycles (dummy cycles) for more than 100 µs after the power voltage reaches 4.5 to 5.5 V following power on.

Bypass capacitor:

Hitachi recommends inserting one bypass capacitor per RAM device.




Figure 2-7 Automatic Refresh




Figure 2-8 Self-Refresh

2.3 Pseudo-Static RAM Data Retention

PSRAM with self-refresh retains data when \overline{CE} and \overline{OE} are fixed to the specific level for more than a defined period.

Low voltage data retention of PSRAM is not same as that of full SRAM.

PSRAM uses one MOS-type memory cell as shown in Figure 2-9. The charge is stored on the capacitor C.

In self refresh mode the charge is periodically refreshed by internal clocks and the data is retained. There are special characteristics of PSRAM self refresh.

Power supply voltage in self refresh mode: Power supply voltage in self refresh mode is 4.5 V to 5.5 V for standard parts. Although, Hitachi provide 3.0 V or 4.0 V V_{CC} min for special parts.

Since the internal refresh circuits operate in self refresh mode, low V_{CC} limit is higher than full SRAM. Figure 2-10 indicates the image of the operation voltage for self refresh and subsequent read. If there is big voltage difference between these two modes, PSRAM does not work.

Slope of power supply rising or falling: The rising slope or the falling slope of supply voltage below 4.5 V, must be smaller than 0.05 V/ms.

V_{CC} dependency or temperature dependancy of self refresh current: V_{CC} dependency is shown in Figure 2-11 and temperature dependency in Figure 2-12.




Figure 2-9 A Memory Cell of PSRAM




Figure 2-10 PSRAM Operating Voltage




Figure 2-11 Self-Refresh Current vs. Voltage




Figure 2-12 Self-Refresh Current vs. Temperature

3. Specific Memories for Graphic/ Video Applications

3.1 Multiport Video RAM

Figure 3-1 shows the general concept of video RAM. A multiport video RAM provides an internal data register (SAM) with memory (RAM). Both can be accessed asynchronously. Effective

graphic display memory can be developed by using the random port of the RAM component for graphic processor drawing, and the serial port of the SAM component for CRT display.

Figure 3-2 shows the block diagram of the 256-k/1-Mbit multiport video RAM HM53461/HM534251, and Table 3-1 shows the operation modes of the HM53461/HM534251.




Figure 3-1 A General Concept of Multiport Video RAM




Figure 3-2 Block Diagram of HM53461/HM534251

The operation modes shown in Table 3-1 are described as follows.

Read/Write Operation: Read/write is performed on the random port in the same sequence as a dynamic RAM (Figure 3-3). The HM53461/HM534251 starts the read operation with \overline{WE} high and the write operation at the falling edge of \overline{WE} .

Temporary Write Mask Set and Temporary Masked Write Operation: The HM53461/

HM534251provides a temporary masked write operation which inhibits writing data bit-by-bit (write mask) during one \overline{RAS} cycle. The temporary write mask set function defines the bits to be inhibited (Figure 3-4). This operation puts the data on I/O1–I/O4 into the internal temporary write mask register. When 0 is programmed to the register, writing to the corresponding bit is inhibited.

The temporary write mask register is reset at the rising edge of \overline{RAS} .

Table 3-1 Operation Modes of HM53461/HM534251

At t	he Falling	Edge of	FRAS	_	SAM Modes			
CAS DT/OE WE SOE/SE		SOE/SE	RAM Modes	SI/O direction	Notes			
Н	Н	Н	X	Read/write	S _{in} /S _{out}	1, 2, 3		
Н	Н	L	X	Temporary write mask data program	S _{in} /S _{out}	1, 2, 3		
Н	L	Н	Х	Read transfer	S _{out}	2		
Н	L	L	L .	Write transfer	S _{in}			
Н	L	L	Н	Pseudo transfer	S _{in}			
L	X	Х	X	CBR refresh	S _{in} /S _{out}	1, 2		

H: High, L: Low, X: Don't care

Notes:-

- 1. The transfer cycle executed previously defines SI/O direction.
- 2. SI/O is in a high impedance state with SOE high, even if the direction is Sout-
- 3. The HM53461/HM534251 starts write operation if WE is low at the falling edge of CAS or becomes low between the falling edge of CAS and the rising edge of RAS.




Figure 3-3 Read/Write Operation




Figure 3-4 Temporary Masked Write Operation

Read Transfer Operation: In this cycle, the HM53461/HM534251 transfers the data of one row in RAM (1024 bits), at the address specified by the falling edge of \overline{RAS} , to SAM (Figure 3-5). The start address in SAM can be programmed at the falling edge of \overline{CAS} in this cycle. After data transfer, the serial port is set to the serial read mode at the rising edge of $\overline{DT/OE}$.

Write Transfer Operation: In this cycle, the HM53461/HM534251 transfers the data in the SAM data register (1024 bits) to one row in RAM, at the address specified by the falling edge of RAS (Figure 3-6). The start address in SAM can be

programmed in this cycle. After data transfer, the serial port is set to serial write mode.

Pseudo Transfer Operation: This operation switches the serial port to serial write mode (Figure 3-7). It does not perform data transfer between RAM and SAM. The SAM start address can be programmed in this cycle.

CAS-Before-RAS Refresh Operation: The HM53461/HM534251 performs refresh by using the internal address counter in this operation (Figure 3-8).




Figure 3-5 Read Transfer Operation




Figure 3-6 Write Transfer Operation




Figure 3-7 Pseudo Transfer Operation




Figure 3-8 CAS-Before-RAS Refresh

Serial Read/Write Operation: The HM53461/ HM534251 reads/writes the contents of the SAM data register in serial mode at the rising edge of SC (serial clock input) (Figure 3-9). The address for serial access is generated by the internal address pointer, independent of the random port operation. It should be considered that serial access is restricted in transfer cycles. The SAM, employing static-type data registers, requires no refresh. The HM53462/HM534252 is a multiport video RAM with logic operation capabilities advantageous in the HM53461/HM534251.

Figure 3-10 shows the block diagram of the HM53462/HM534252. Table 3-2 describes the operation modes.




Figure 3-9 Serial Read/Write Operation




Figure 3-10 Block Diagram of HM53462/HM534252

Logic Operation Programming: This function programs a logic operation (Figure 3-11). The logic operation is available until the device is reprogrammed or reset. In the logic operation mode, the HM53462/HM534252 performs readmodify-write internally when data is written into the random port. The result of the logic operation between memory data and written data is placed into the address from which the memory data is transferred.

In the logic operation programming cycle, the mask register, which differs from the temporary mask register, is also programmed. It is available until reprogrammed.

Notes: Notes on using HM53461/HM534251/HM53462/HM534252 are as follows.

Dummy RAS cycle
 Devices should be initialized by eight dummy RAS cycles (minimum) before accessing the random port. The refresh cycle can be inserted for initialization. It is recommended that the

system be initialized by a dummy \overline{RAS} cycle in the automatic reset time of the processor.

· Bypass capacitor

One bypass capacitor should be inserted between V_{CC} and V_{SS} to each device. The V_{CC} pin should be connected to the capacitor by the shortest path. A capacitor of several μF is suitable.

Negative voltage input

A negative polarity input level to an input pin or I/O pin should be above -1 V. In this range, it has no effect on the device characteristics or RAM/SAM data retention.

• Initialization of logic operation mode (HM53462/HM534252)

The logic operation programming cycle should be executed before accessing the random port to initialize the logic operation mode after power on. At this time, the operation codes (0101) and all 1 write mask data are recommended.

Table 3-2 Operation Modes of HM53462/HM534252

At t	he Falling	Edge o	of RAS		SAM Modes			
CAS	DT/OE	WE	SOE/SE	RAM Modes	SI/O Direction	Notes		
Н	Н	H.	Х	Read/write	S _{in} /S _{out}	1, 2, 3		
Н	Н	L	Х	Temporary masked write	S _{in} /S _{out}	1, 2, 3		
Н	L	Н	X	Read transfer	S _{out}	2		
Н	L	L	L	Write transfer	S _{in}			
H	L	L	Н	Pseudo transfer	S _{in}			
L	Χ	Χ	Х	CAS-before-RAS refresh	S _{in} /S _{out}	1, 2		
L	X	L	X	Logic operation program (CBR Refresh)	S _{in} /S _{out}	1, 2		

H: High, L: Low X: Don't care

Notes:

- 1. The transfer cycle previously executed defines SI/O direction.
- 2. SI/O is in high impedance with SOE high, even if the direction is Sout-
- 3. The HM53462/HM534252 writes if WE is low at the falling edge of CAS or becomes low between the falling edge of CAS and the rising edge of RAS.

3.2 Line Memory

Hitachi has produced a line memory for video line buffers with simple circuits providing specific functions as described below.

The line buffer can improve picture quality by storing one horizontal line of data. It has the following features.

- Capacity to store one horizontal line data.
- High speed operation matching the sampling speed of PAL TV signal (4 f_{sc}/8 f_{sc}) or NTSC TV signal (4 f_{sc}/8 f_{sc}).
- Separate data inputs/outputs and capability of serial data inputs and outputs.

The conventional line buffer, composed of high speed static RAM, requires separate input/output capabilities for a double buffered organization. It also requires interleaving for high speed operation, matching 4 f_{sc}/8 f_{sc}, where f_{sc} is the subcarrier frequency. In addition, external circuits are needed for serial address scan.

The line memory provides all of these functions. Figure 3-12 shows the standard organization of a conventional memory buffer, and Figure 3-13 shows the block diagram of line memory.




Figure 3-11 Logic Operation Programming




Figure 3-12 Standard Organization of Conventional Line Buffer




Figure 3-13 Block Diagram of Line Memory

The Hitachi HM63021 is a 2048 word \times 8-bit line memory storing two horizontal lines of data.

It has five different modes for various video graphic system applications. It realizes high speed operations for PAL and NTSC TV signals, and dissipates little power, employing 1.3 µm CMOS technology and static-type memory cells.

The features of the HM63021 are described as follows.

- Five modes for various video graphic system applications
 - Delay line mode
 - Alternate 1H/2H delay mode
 - TBC (Time-Base Corrector) mode
 - Double speed conversion mode
 - Time-base compression/expansion mode

- · High speed cycle time
 - -- HM63021-45: 45 ns min
 - HM63021-34: 34 ns min (corresponds to 8 f_{sc} of NTSC TV signal)
 - HM63021-28: 28 ns min (corresponds to 8 f_{sc} of PAL TV signal)

The line memory in a system using digital signal processing technologies offers the following features.

- Comb filter
- Double-speed conversion (non-interlace)
- Compression/expansion of graphics (picturein-picture)
- Dropout canceller
- Time-base corrector
- Noise reducer

4. Dynamic RAM (4-Mbit DRAM)

4.1 Dynamic RAM Memory Cell

The dynamic RAM memory cell consists of 1 MOS transistor and 1 capacitor, as shown in Figure 4-1. It detects the data in the cell (1 or 0) by the charge stored in the capacitor. Dynamic RAM offers a higher density than static RAM because it uses fewer components per chip.

However, dynamic RAM data must be rewritten (called refresh) in a defined cycle, because the charge stored in the capacitor leaks.

4.2 Power On Procedure

After turning on the power to set the internal memory circuitry, wait for more than 100 µs, then apply eight or more dummy cycles before operation. The dummy cycles must be either RAS- only refresh or CAS-before-RAS refresh cycles. When using an internal refresh counter, eight or more CAS-before-RAS refresh cycles are required as dummy cycles.

4.3 Address Multiplexing

Dynamic RAM devices are used to increase capacity because of their smaller cell area. In using dynamic RAM in systems, however, it is desirable to increase memory density by using even smaller packages. To reduce the number of pins and the package size, address multiplexing is used

Using a 4-Mbit dynamic RAM, 22 address signals are necessary to select one of 4,194,304 memory cells. Address multiplexing allows address signals to be applied to each address pin. Thus only 11 address input pins are required to select one of 4,194,304 addresses. The multiplexed address inputs are latched as follows: RAS (row address strobe) selects one word line according to the row address signal, and one column decoder is selected by CAS (column address strobe) following a column address signal. Although two extra signals, RAS and CAS, are required, the number of address pins is reduced by one-half. Figure 4-2 shows the pin arrangement, address latch waveform, and the block diagram of addressmultiplexed 4-Mbit dynamic RAM. Systems require an address multiplexer in order to latch the multiplexed address signals into the device.




Figure 4-1 Memory Cell of Dynamic RAM




Figure 4-2 Address Multiplexing of Dynamic RAMs

4.4 Dynamic RAM Function

Figure 4-3 shows the normal function of the dynamic RAM.

Read Cycle: In the read cycle, a row address is latched at the falling edge of \overline{RAS} , and a column address is latched at the falling edge of \overline{CAS} after the \overline{RAS} falling edge. If \overline{WE} is high, the data is read out from D_{out} with the access time of t_{CAC}

(access time from \overline{CAS}) or t_{RAC} (access time from \overline{RAS}).

The t_{RCD} maximum (\overline{RAS} to \overline{CAS} delay time) is specified only to guarantee the specified minimum values of other timings such as the cycle time and $\overline{RAS}/\overline{CAS}$ pulse width. Therefore, when using these timings at values higher than the specified minimum value, there is no need to limit the t_{RCD} to the specified maximum value.




Figure 4-3 Normal Function of Dynamic RAM

Write Cycle: The dynamic RAM provides two write cycle modes: early write cycle and delayed write cycle. In the early write cycle, when \overline{WE} is low, data is written into D_{in} at the falling edge of \overline{CAS} . In the delayed write cycle, data is written into D_{in} at the falling edge of \overline{WE} after \overline{CAS} falls.

Read-Modify-Write Cycle: The read-modify-write cycle is initiated by setting \overline{WE} high. Data is read out from D_{out} at the falling edge of \overline{CAS} with \overline{WE} high. Then, if \overline{WE} goes low, data is written into the same address from D_{in} in the same cycle.

The cycle time in the read-modify-write mode (t_{RWC}) is longer than the cycle time in read/write mode (t_{RC}) .

4.5 High Speed Access Mode

The dynamic RAM access time is typically longer than that of static RAMs. To achieve a higher speed operation, high speed access modes are implemented. The read operation in the dynamic RAM is performed as follows:

When a word line is selected by the row address, all data in the memory cells connected to the selected word line are transferred to sense amplifiers. One of these sense amplifiers is then selected by the column address, and its contents are output.

Data output from other sense amplifiers are controlled only by the column address.

Access controlled only by the column address, with the row address fixed, is called the high speed access mode. Table 4-1 compares each mode.


Fast Page Mode: This is the most typical access mode in dynamic RAM. The column address is switched synchronously with the \overline{CAS} rising edge.

Nibble Mode: In a nibble mode dynamic RAM, data from four sequential addresses is stored in the 4-bit output latch circuits. The output is provided by the \overline{CAS} signal which controls the latch circuits.

When four addresses are accessed sequentially, the row addresses on and after the second bit need not be selected. This facilitates timing design. In nibble mode, although the operation is limited to four addresses, however, it enables faster access (t_{NAC}) than page mode.

Static Column Mode: In the static column mode, the column address is switched without the synchronized signal by high speed static RAM technology in the peripheral circuits.

Table 4-1 Comparison of Dynamic RAM High Speed Access Modes



4.6 Refresh


The refresh operation is performed by accessing every word line within the specified time (refresh cycle). Table 4-2 compares the following refresh modes in dynamic RAM.

 \overline{RAS} -Only Refresh: In the \overline{RAS} -only refresh mode, refresh can be completed by selecting only row addresses synchronized with \overline{RAS} .

 $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh: This mode refreshes by the $\overline{\text{CAS}}$ falling edge before $\overline{\text{RAS}}$ in the period defined by the internal refresh address generator. This mode simplifies the external address multiplexer.

Hidden Refresh: In the hidden refresh mode, \overline{CAS} -before- \overline{RAS} refresh is performed while output data is valid.

Table 4-2 Comparison of Dynamic RAM Refresh Modes



: Don't care

5. EEPROM

5.1 EEPROM Memory Cell

An EEPROM is an electrically erasable and programmable ROM which can be erased or written remotely while the system is in operation.

Hitachi EEPROM memory cells are MNOS-type (Metal Nitride Oxide Semiconductor) as shown in Figure 5-1.

A MNOS memory cell consists of two layers of oxide film and nitride film. The thickness of the oxide film is about 20 Å and the nitride film is 300 to 500 Å. There are traps in the boundary of the oxide and nitride films to catch electrons. The electrons move by the tunneling phenomenon between the substrate and traps.

5.2 CMOS EEPROM Function

Page Programming Function: The CMOS EEPROMs can latch page data and write them in single write cycle. The write cycle time is specified as 10 ms (max.). The effective byte programming speed in page write mode is 10 ms/32 bytes = 0.31 ms/byte in case of HN58C65.

Thus it takes only 2.56 seconds to write the entire HN58C65. Figure 5.2 shows the internal operation in case of HN58C65. The following describes the operation sequence:

- 1. The 32-byte memory cell data at the row address selected by address pins A5-A12 are latched.
- Latched data at the column address specified by address pins A0-A4 are altered with write data, which is put into the D_{in} buffer from I/O pins I/O0-I/O7.

The 32 bytes (max.) of latched data are altered by repeating this operation 32 times.

- 3. 32 bytes of memory cell data in the selected row 1 are erased (all set to 1).
- 4. Latched data is written into the selected row 3.
- CPU acknowledges completion of the write cycle based on the internal timer. The HN58C65 provides RDY/BUSY and DATA polling to indicate the write completion.




Figure 5-1 MNOS-Type Memory Transistor




Figure 5-2 HN58C65 Page Write

Internal Timer: The CMOS EEPROMs indicates the completion of a data write to the CPU by using an internal timer. They enter the next cycle as soon as the completion of the write is detected. This function offers a high system throughput as the CPU can access other devices during a write cycle. They have two functions, RDY/BUSY and DATA polling, to indicate the completion of data write.

The RDY/BUSY approach indicates the completion of data write by using pin 1. It is low when the HN58C65 is in data write operation (BUSY) and turns to the high impedance state at the end of data write (RDY). The RDY/BUSY pin should be pulled up as it uses open drain output. The RDY/BUSY pins can be OR-wired when using several EEPROMs.

The DATA polling approach, implemented in software, indicates the completion of data write

through pin 19 (I/O7). While the data write is not completed, I/O7 shows an inverted version of what was written in the last cycle. In using this approach, the $\overline{RDY}/\overline{BUSY}$ pin should be opened or grounded. The \overline{DATA} polling approach can acknowledge the completion of a data write in an individual EEPROM, even if several HN58C65's are used in the system.

Data Protection: The EEPROM performs a data write with a higher voltage (V_{PP}) than the power supply voltage (V_{CC}) . The CMOS EEPROMs internally generate V_{PP} by a high voltage generator with the combination of control pins $(\overline{CE}, \overline{OE}, \overline{WE})$. It supports the following functions to avoid accidental data write (data protection).

- 1. Data protection against noise on the control pins (CE, OE, WE) during operation.
- 2. Data protection against noise at power on/off.

6. FLASH MEMORY

Table 6-1 shows the sectional structure of a Flash Memory which is called stack cell. The upper gate, one of the gates made of two layered poly silicon is called the control gate and is connected to a word line. The lower layer is called the floating gate and is not connected.

The advantage of the stack type cell are small memory size, fast programming time, and process simplicity. Table 6-2 shows the operation of the stack memory cell.

Table 6-1 Comparison of Memory Cell Types

Structure Cell Size EA Programming Time A Erasing Time A Programming A A Durability	Three-Layer	Three				
Cell Size EA Programming Time A Erasing Time A Programming A A Durability	Poly-Si	Poly-	Split Gate	Stack	Туре	
Programming Time A Erasing Time A Programming A Durability						
Erasing Time A Programming A A Durability	· · · · · · · · · · · · · · · · · · ·	·	na mara anno anterior de la composición de la composición de la composición de la composición de la composición	EA	Cell Size	
Programming A A Durability				Α	Programming Time	
Durability	A	А			Erasing Time	
	A	Α		Α	Programming	
Scatar Eracina A					Durability	
Sector Erasing A			Α		Sector Erasing	

A: Advantageous

EA: Especially advantageous

Table 6-2	Operation Principle of Stack Ty Program	pe Memory Cell Erase	Read
Memory Cell	Vg = 12 V Vd = 6 V	Vs = 12 V	Vg = 5 V Vd = 1 V
Memory Array	6 0 12 0 0	open open 0 12 0	1 0 5

Programming is accomplished by applying a high voltage to the gate and drain, so that hot electrons are injected into the floating gate and data is programmed. The threshold voltage increases after programming like EPROMs.

Erasure is accomplished as chip erase by grounding the gate and applying a high voltage to the source so that electrons accumulated on floating gates are taken out by the tunnel effect. The threshold voltage decreases after erasure. The threshold voltage increases after programming.

Read operation is accomplished by applying V_{CC} voltage to the gate and detecting the drain current corresponding to the threshold voltage level. An excessive erasure makes the threshold voltage negative to cause miss operation.

Erase operation has to be accomplished after all bits of data are programmed to equalize the threshold voltage level. Then, the erase operation advances step by step with verifying memory data, and finishes with having verified all bits erased. The erase operation has to be controlled by the algorithm shown in Figure 6-1. Hitachi adopts not only conventional erasure function controlled by external CPU, but also automatic erasure function controlled by built-in erase circuits, so that the automatic erasure function releases CPU from controlling the complicated algorithm. Block Diagram of automatic erase is shown in Figure 6-2.

Programming Durability Data is shown in Figure 6-3.




Figure 6-1 Most Suitable Erase Algorithm




Figure 6-2 Block Diagram of On-chip Automatic Erase




Figure 6-3 Erase Time vs. E/W Cycles (Programming Durability Data)

7. EPROM/OTPROM

7.1 EPROM Programming

Figure 7-1 shows the sectional structure of an EPROM memory cell. The upper gate, one of the gates made of two-layered polycrystalline silicon, is called the control gate and is connected to a word line. The lower layer is called the floating gate and is not connected. This memory cell is programmed as follows.

With the substrate and source grounded, apply a high voltage between the drain and control gate. An electrical potential incline will occur between the source and drain so that the intensity of the electric field will become high near the drain. Because of this electric field, electrons are accelerated and the so-called hot electrons will be generated, which jump over the energy barrier of SiO₂ film. The hot electrons are pulled by the

electric potential of the control gate and poured into the floating gate. Electrons stored in the floating gate remain stable as they fall into a well surrounded by an energy barrier of SiO_2 film. Therefore, it is evident that the quality of the SiO_2 film surrounding the floating gate is essential for good data retention characteristics. To keep data retention in the 5- or 10-year range, high quality SiO_2 film is needed.

Figure 7-2 shows the fundamental characteristics of the EPROM transistor. While I_D in a non-programmed transistor begins to flow with V_G of about 1 V, the current in a programmed transistor does not flow until V_G rises to 7 to 10 V. Therefore, if the voltage of the word line applied to the control gate is about 5 V in the readout, a non-programmed memory transistor will be on, and the programmed memory transistor will be off. This means that the data can be read out by means of the same structure as a NOR-type mask ROM.




Figure 7-1 Cross Section of a EPROM Memory Cell




Figure 7-2 Fundamental Characteristics of a EPROM Memory Cell

7.2 Erasing EPROM

When shipped, all bits of the EPROM are at logic 1 with all electrons in the floating gate released (erased). Changing the logic 1 to logic 0, through the application of the specified waveform and voltage, programs the necessary information. The higher the V_{PP} voltage and the longer the program pulse width tpw, the more electrons can be programmed in as shown in Figure 7-3. If V_{PP} exceeds the rated value, such as by overshoot, the pn junction of the memory may yield to permanent breakdown. To avoid this, check V_{PP} overshoot of the PROM programmer. Also, check negativevoltage-induced noise at other terminals, which can create a parasitic transistor effect and reduce the yield voltage. Hitachi's EPROMs can usually be written and erased more than 100 times.

EPROMs are erased by ultraviolet light exposure through a transparent window on the package. Electrons in the floating gate get energy from photons and become hot electrons again with enough energy to go over the energy barrier of SiO₂ film. The hot electrons go through to the control gate or the substrate and erasure is completed. Therefore, light with enough energy to get the electrons over the energy barrier of SiO₂

film is needed for erasure. Light energy is proportional to its frequency, and described as $E = h\nu$. E is the energy of light, h is Planck's constant, and ν is light frequency. Erasure is not caused by light over certain wavelengths and under certain wavelengths. However, the erasure time depends upon the quantity of photons, therefore the erasure time cannot be shortened by using a shorter wavelength. Figure 7-4 shows the relation between wavelength and erasure effectiveness. Erasure starts at about 4000 Å and is saturated at about 3000 Å.

For erasure, the wavelength and minimum irradiation rate of ultraviolet light must be 2537 Å and 15 W·s/cm² respectively. These conditions can be met by placing the device 2 to 3 cm below a 12,000 W/cm² UV lamp for about 20 minutes.

The UV transmittance of the transparent lid materials is about 70%. However, it is influenced by contamination or foreign materials on the lid surface. The contamination or foreign materials should be removed with a solvent that does not damage the package.

Figure 7-5 shows the EPROM standard erasure characteristics.




Figure 7-3 Standard Programming
Characteristics of EPROMs




Figure 7-4 Erasure Efficiency of EPROM

7.3 EPROM Data Retention Characteristics

About 2 to 20×10^{-14} coulombs of electrons are accumulated in the floating gate when programmed. However, these electrons dissipate with time and the data may be inverted. The mechanism of electron dissipation is generally explained as follows.

Data Dissipation by Heat: The electrons at the floating gate are in a non-equilibrium state, so the dissipation of electrons by thermal energy is unavoidable. Therefore, the data retention time depends on temperature. Figure 7-6 shows typical

data retention characteristics. The data retention time is proportional to the reciprocal of absolute temperature.

Data Dissipation by Ultraviolet Light: Ultraviolet light at a wavelength no greater than 3000 to 4000 Å is capable of releasing the electric charge at the floating gate of the EPROM with varying efficiencies. Fluorescent light and sunlight contain some ultraviolet light, and so prolonged exposure to these lights can cause data corruption as a result of electric charge dissipation. Figure 7-7 shows the standard data retention time under an ultraviolet eraser, sunlight, and fluorescent lighting.




Figure 7-5 Standard Erasure Characteristics




Figure 7-6 EPROM Data Retention Characteristics




Figure 7-7 EPROM Data Retention Time

7.4 Optimized High Speed Programming

With the increase of EPROM density, the time for programming becomes more important. Methods for high speed programming have been developed and put into practical use for each EPROM generation.

There are three methods for high speed programming.

Figure 7-8 shows the relative programming times of these methods.

Please refer to the data sheet about each programming method.




Figure 7-8 Comparison of Shortened Programming Time

7.5 Device Identifier Code

EPROM programming conditions depend on the EPROM manufacturers' standards and specific device types. Confusion on the proper use of varying methods required may cause poor or failing operation. As a countermeasure, some EPROMs provide embedded device identifier codes including such information as the manufacturer and device type. Some newly developed commercial EPROM programmers can set write conditions automatically by recognizing this code.

Different programming conditions are as follows.

- 1. Program voltage
- 2. Program timing
- 3. High performance programming algorithm
- 4. Pin configuration

The Hitachi EPROM has a device identifier code area adjacent to the memory access area as shown in Figure 7-9.

Table 7-1 describes how to use the device identifier code. Setting A9 at 12 V and A1–A8 and A10–A13 at V_{IL} , access the device identifier code area and I/O0–I/O7, and output the programming condition code with V_{IL} or V_{IH} of A0.

Table 7-1 Hitachi EPROM Device Identifier Code

		A ₀	I/O 8 –I/O 15	I/O 7	I/O 6	I/ O 5	I/ O 4	I/ O 3	I/O 2	I/O1	I/O 0	Hex Data
Manufacturer code	Hitachi	V _{IL}	-	0	0	0	0	0	1	1	1	07
ROM code	HN27128A	V _{IH}		0	0	0	0	1	1	0	1	0D
	HN27256	ViH		0	0	0	1	0	0	Ō	Ö	10
	HN27C256	VIH		1	0	1	1	0	0	0	Ō	B0
	HN27C256H	V_{IH}		0	0	1	1	0	0	0	1	31
	HN27C256A	V_{IH}		0	0	1	1	0	0	0	1	31
	HN27512	V_{IH}	-	1	0	0	1	0	1	0	0	94
	HN27C1024H	V_{IH}		1	0	1	1	1	0	1	0	BA
	HN27C101A	V_{IH}		0	0	1	1	1	0	0	0	38
	HN27C301A	V_{IH}		1	0	1	1	1	0	0	1	B9
	HN27C4096	V_{IH}		1	0	1	0	0	0	1	0	A2
	HN27C4001	V_{IH}		0	0	1	0	0	0	0	0	20

A9: 12 V

A1-A8, A10-A13: V_{IL} A14, A15: Don't care




Figure 7-9 Device Identifier Code

7.6 Shielding Label

When using an EPROM in an environment where it can be exposed to ultraviolet light, Hitachi recommends placing a shielding label over the transparent lid to absorb the ultraviolet light. In choosing a shielding label, the following points should be carefully checked.

1. Adhesiveness (mechanical strength)

Avoid repeated removal and reattachments, or exposure to dust that may reduce the adhesive strength. Ultraviolet erasure and reprogramming are recommended after stripping off an attached label. (When the need arises to change a label, it is advisable to place a new one over the old one since peeling may create a static charge.)

2. Allowable temperature range

Use the shielding label in an environment where temperature is stable within the specified allowable temperature range. Beyond the specified temperature range, the paste on the label may harden or stick too tightly. When it hardens, the label may come off easily. When it sticks too tightly, the paste may remain on the window glass after the label has been removed.

3. Moisture resistance

Use the shielding label in an environment where humidity is stable within the specified allowable humidity range.

7.7 EPROM Programmer

The EPROM programmer stores the user's program in its internal RAM and writes the program in the EPROM. For this programming, at least three functions are necessary: the blank check function prior to programming, programming function, and verify function after program-ming. Figure 7-10 shows the programming flowchart. Some programmers check for pin contact failure or reverse insertion before the blank check.

The outline of each check is as follows.

1. Pin contact check

In the ROM pin and socket connection test, checking is normally performed by detecting forward current at each EPROM pin. Care is necessary as this forward biased resistance differs in products of each company.

2. Reverse insertion check

This check detects the reverse insertion of the device, then places the equipment in reset mode and protects the device and equipment if the condition is found.

3. Blank check

This check is performed before programming. It checks whether the device is an erased EPROM, or it prevents EPROM reprogramming. Since output data in the erased condition is high, the check is for whether the data in the EPROM are all 1s. It will fail even if one bit is 0. Normally, it is designed to provide a warning with a lamp or buzzer.

4. Programming

The function of programming the data from the internal RAM of the programmer into the EPROM will fail when programming cannot be done. The normal flow is as shown in Figure 7-11. The EPROM data for a target location will be read out prior to programming and compared with the programming data intended for that location. If the data matches, programming will be skipped. If they differ, programming will be performed. Then, the data will be read back and compared with the original programming data, and if they match, the programmer will progress to the next address.

5. Verify

This function checks after programming completion whether or not the programming is correct when comparing with the data in the internal RAM of the programmer. It will fail when they do not match. Normally, when it fails, it lights the fail lamp and displays the address and data.

6. How to input a program
Table 7-2 shows several methods for inputting
the program data to the internal RAM of the
programmer. Normally, paper tape input and
teletypewriter input are preferred options.

7.8 Handling EPROMs

If touched by a charged human body or rubbed with plastics or dry cloth, the glass window of an EPROM generates static electricity which causes device malfunctions. Typical malfunctions are faulty blanking and write margin setting that give the false impression that information has been correctly written in. As already reported at international conferences concerning the reliability of LSI chips, this is due to the prolonged retention of electric charge (resulting from static electricity) on the glass window. Such malfunctions can be eliminated by neutralizing the charges by

irradiating the EPROM with ultraviolet rays for a short time. The EPROM should be reprogrammed after this irradiation since it also reduces the electric charges in the floating gates. The basic countermeasure is to prevent the charging of the window, which can be achieved by the following methods, as in the prevention of common static breakdown of ICs.

- Ground operators who handle the EPROM.
 Avoid using things such as gloves that may generate static electricity.
- 2. Avoid rubbing the glass window with plastic or other materials that may generate static electricity.
- 3. Avoid the use of coolant sprays which may contain some free ions.
- 4. Use shielding labels (especially those containing conductive substances) that can evenly distribute any established charge.

Table 7-2 EPROM Data Input

Method	Content
Copy input	Input by copying the master ROM.
Manual input	Input by the keyswitches on the front panel. Used for correction or revision of programs.
Paper tape input	Paper tape furnished from the host system is read with the tape reader.
Teletypewriter input	Input with the teletypewriter. Preparation, correction, and list preparation of the program can be made.




Figure 7-10
Programming
Flowchart of
EPROM
Programmer (1)




Figure 7-11
Programming
Flowchart of
EPROM
Programmer (2)

7.9 Ensuring OTPROM Reliability

The one-time-programmable ROM (OTPROM) has two forms: standard dual in-line package (DIP) and small outline package (SOP). It is only one-time programmable because it has no window for ultraviolet light exposure; testing by programming and erasure cannot be performed after it is assembled.

As a means of improving reliability, Hitachi performs screening tests for programming, access time, and data retention on OTPROM wafers during the manufacturing process.

However, rare defects may occur in the assembly process that cannot be completely removed in the final test screening which is only a reading test.

Therefore, Hitachi recommends that users perform high temperature baking after programming these devices to ensure the highest reliability.

Detailed conditions and procedures for screening are shown in Figure 7-12. First, program and verify the devices. Then leave them without bias at 125 to 150°C for 24 to 48 hours.

After that, check the readout function, and discard chips with data retention failures.

From the results of devices in which the recommended screening test is properly performed, we find the data retention characteristics of OTPROMs are generally equal to EPROMs.




Figure 7-12 Screening Flowchart of OTPROM

8. Mask ROM Programming Instruction

The writing of custom program code into mask ROMs is performed by a CAD system on a large-scale computer. ROM code data should conform

to the specifications given below, using either EPROM or floppy disk. Additional instructions, such as chip select or customer part numbers, should be noted on the "ROM Specification Identification Sheet."




Figure 8-1 Mask ROM Development Flowchart

9. Instructions for Using Memory Devices

9.1 Prevention of Electrostatic Discharge

As semiconductor memory designs are based on a very fine pattern, they can be subject to malfunction or defects caused by static electricity. Though the built-in protection circuits assure unaffected reliability in normal use, devices should be handled with these precautions:

- In transporting and storing memory devices, place them in a conductive magazine or wrapper, or put all pins of each device into a conductive mat, so that they are kept at the same potential. Manufacturers should give sufficient consideration on proper packing when shipping their products.
- 2. When the devices are to be touched during mounting or inspection, the handler must be grounded. Do not forget to connect a resistor (1 $M\Omega$ approximately is desirable) in series for protect 10 n against electrical shock.
- 3. Keep the relative ambient humidity at about 50% during processing.
- 4. For working clothes, cotton is preferable to synthetic fabrics.
- 5. Use a soldering iron operating at low voltage (12 V or 24 V, if possible) with its tip grounded.
- 6. When transporting a board with memory

- devices mounted on it, enclose it with conductive materials.
- 7. Use conductive materials of high resistance (about 10⁹ ohms) to protect the devices from electrostatic discharge. Otherwise, if accidentally put in contact with conductive materials such as a metal sheet, the devices may deteriorate or even breakdown, owing to the sudden release of charge stored on the surface.
- 8. Never set a system in which memory devices are used near anything that generates high voltage (e.g., a CRT anode electrode, etc.).

9.2 Using CMOS Memories

As shown in Figure 9-1, the input of a CMOS memory is connected to the gate of an inverter consisting of PMOS and NMOS transistors. Figure 9-2 shows the relationship between the input voltage and current within the inverter. The top and bottom transistors turn on and create a current flow when the input voltage reaches an intermediate level. Therefore it is necessary to keep the input voltage below 0.2 V or above V_{CC} - 0.2 V in order to minimize power consumption. The data sheet specifies the standby current for two cases of input level (with minimum VIH and maximum V_{IL} , and with 0.2 V or $V_{CC} - 0.2$ V), and the difference in values as being remarkably great. Some memory devices are designed to cut off such current flow in the standby mode by the control of input signals, but this depends on the specific device type. This should be confirmed in data sheets for each device type.




Figure 9-1 CMOS Inverter




Figure 9-2 Relationship Between Input Voltage and Current in a CMOS Inverter

Application

Another problem peculiar to CMOS devices is latch up. Figure 9-3 shows the cross section of a CMOS inverter and the structure of a parasitic bipolar transistor. The equivalent circuit of the parasitic thyristor is shown in Figure 9-4. When positive DC current or pulse noise is applied (Figure 9-4a), T_{R3} is turned on owing to the bias voltage generated between the base and emitter. Also, trigger current flows to ground through R_p, the base resistance of T_{R2} . As a result, T_{R2} becomes conductive and the current flows from power supply (V_{CC}) through the base resistance of T_{R1} (R_N), which also puts T_{R1} into conduction. Then as the base of T_{R2} is rebiased by the collector current from T_{R1}, the closed loop consisting of T_{R1} and T_{R2} reacts. Thus, current flows constantly between the power supply (V_{CC}) and ground even without the trigger current caused by outside noise.

Latch up can also be caused by a negative pulse (Figure 9-4 b). Most semiconductor memory manufacturers are trying to improve latch up immunity in their products. Hitachi provides a broad enough guard band by applying a diffusion layer around the inputs and outputs, taking care not to connect the input to the p⁺ diffusion layer. The input voltage for the 64-kbit static RAM HM62256, for example, is specified as follows:

 V_{IH} max 6.0 V (not dependent on V_{CC}) V_{IL} min 3.0 V (pulse width = 50 ns) -0.5 V (DC level)

Thus almost no consideration for latch up is required in system designs using these devices.




Figure 9-3 Cross Section Structure of CMOS Inverter




Figure 9-4 Equivalent Circuit of Parasitic Thyristor

9.3 Noise Prevention

Noise in semiconductor memories is roughly classified as input signal noise and power supply noise.

Input Signal Noise: Input signal noise is caused by overshoot and undershoot. If either of them exceeds the recommended DC operating conditions, normal operation is hindered, and a voltage over the absolute maximum rating will break the device. When operating high speed systems, special care is required to prevent input signal noise.

The noise can be prevented by inserting a serial resistance of less than 50 ohms into each input or a terminating resistance into the input line. Actually, however, input signal noise can be simply reduced by a stable power supply line, because the noise is often caused by an unstable reference voltage (ground level).

Power Supply Noise: Power supply noise can be classed as low-frequency and high-frequency as shown in Figure 9-5. To assure a stable memory operation, combined low- and high-frequency noise should be held below 10 percent of the standard level of the peak-to-peak power supply voltage.

Devices like dynamic RAMs, which operate from clock signals, or high speed CMOS static RAMs, through which current flows during the transition of signals, consume high peak current. When a power supply does not have enough capacity for the peak current, the voltage drops. And if the recovery rate of the power supply synchronizes with its time constant, it may start oscillating. To reduce the influence of the peak current, a bypass capacitor of $0.1\text{--}0.01~\mu\text{F}$ should be inserted near the device. The following points must be considered in designing the layout of a board:

- For bypass capacitors, use titanium, ceramic, or tantalum capacitors which have better highfrequency characteristics.
- Bypass capacitors must be applied to the power supply pins of memory devices as near as possible, and inductance in the path from the V_{CC} pin to V_{SS} pin through the bypass capacitor must be kept as low as possible.
- 3. The line connected to the power supply on the board should be as wide as possible.
- 4. It is preferable for the power supply line to be at right angles to devices selected at the same time, otherwise too much peak current will flow through one power supply line at a time.

9.4 Address Input Waveform of Hi-BiCMOS Memory

Data stored in memory might be destroyed in a case where the address input of a HM6716, HM6719, HM6787, HM6788, or HM6789 series device floats and sticks near threshold voltage (e.g., CPU sets the address bus to off state in Figure 9-7). Consequently, the following three methods are recommended to prevent malfunctions of a Hi-BiCMOS memory device.

- A: Insert the latch as shown in Figure 9-7 to keep the address input from floating.
- B: Set \overline{CS} high while the address input floats.
- C: Insert a pull-up resistor (R) to hold the time constant of the rising edge waveform on the address input pin $(t_r = R \times C)$ below 150 ns.

Stable operation can be assured if the above three methods (A, B, C) have been adopted. Should any further problems arise, please contact one of our sales offices.

Application




Figure 9-5 Power Supply Noise




Figure 9-6 Examples of a Power Supply Board Pattern




Figure 9-7




Figure 9-8

DATA SHEETS

MOS Static RAM

2048-word x 8-bit High Speed Hi-BiCMOS Static RAM (with OE) 2048-word x 9-bit High Speed Hi-BiCMOS Static RAM


■ Features

- Fast Access Time: 25/30ns (max)
- Low Power Dissipation (DC): 280mW (typ.)
- +5V Single Supply
- Completely Static Memory
- No Clock or Timing Strobe Required
- Fully TTL Compatible Input and Output

Ordering Information


Type No.	Access Time	Package
HM6716P-25 HM6716P-30	25ns 30ns	300 mil 24 Pin
HM6719P-25 HM6719P-30	25ns 30ns	Plastic DIP

Block Diagram




■ Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal Voltage to VSS Pin	V_T	-0.5 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature Range	Topr	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Storage Temperature Range (with bia	as) T_{stg} (bias)	-10 to +85	°C




Pin Arrangement

• HM6716



HM6719



■ Truth Table

HM6716

CS	ŌĒ	WE	Mode	V _{CC} Current	Pin	Ref. Cycle
Н	H or L	H or L	Not selected	I_{SB}, I_{SB1}	High Z	_
L.	L	Н	Read	I_{CC}, I_{CC1}	Dout	Read Cycle (1) (2) (3)
L	Н	L	Write	I_{CC}, I_{CC1}	Din	Write Cycle (1)
L	L	L	Write	I_{CC}, I_{CC1}	Din	Write Cycle (2)
L	Н	Н	Output Disabled	I_{CC}, I_{CC1}	High Z	

●HM6719

CS	WE	Mode	V _{CC} Current	I/O Pin	Ref. Cycle
Н	H or L	Not selected	I_{SB}, I_{SB1}	High Z	_
L	Н	Read	I_{CC}, I_{CC1}	Dout	Read Cycle (2) (3)
L	L	Write	I_{CC}, I_{CC1}	Din	Write Cycle (2)

Recommended DC Operating Conditions $(Ta = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
C	V _{CC}	4.5	5.0	5.5	v
Supply Voltage	V_{SS}	0.0	0.0	0.0	v
Input High Voltage	V_{IH}	2.2	_	6.0	v
Input Low Voltage	$V_{IL}^{*)}$	-3.0	_	0.8	v

^{*)} Pulse Width: 20ns, DC: -0.5V

DC and Operating Characteristics $(V_{CC} = 5V \pm 10\%, T_a = 0 \text{ to } +70^{\circ}\text{C})$


Item	Symbol	Test Conditions	min	typ	max	Unit
Input Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{IN} = V_{SS} to V_{CC}	_	_	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS}}=V_{IH}, V_{I/O}=V_{SS} \text{ to } V_{CC}$	_	_	2	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}=V_{IL}, I_{I/O}=0\text{mA}$	_	_	120	mA
Average Operating Current	I_{CC1}	Min. Cycle, Duty: 100%, I _{I/O} =0mA	_		130	mA
a. 4. B. G. 1	I_{SB}	$\overline{\text{CS}}=V_{IH}$	_	-	30	mA
Standby Power Supply Current	I_{SB1}	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}$ $V_{IN} \le 0.2\text{V or } V_{IN} \ge V_{CC} - 0.2\text{V}$		_	10	mA
Output Low Voltage	V_{OL}	I _{OL} =4mA	_	_	0.4	v
Output High Voltage	v_{OH}	I_{OH} =-1mA	2.4		_	v

AC Test Conditions

Input pulse levels: V_{SS} to 3.0V

Input and Output reference levels: 1.5V

Input rise and fall time: 4ns Output Load: See Figure



(tCHZ, tWHZ, tCLZ, tOW, tOHZ, tOLZ)

■ Capacitance $(T_a = 25^{\circ}\text{C}, f = 1.0 \text{ MHz})$

Item	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	C_{IN}	V _{IN} =0V	-		6	pF
I/O Capacitance	$C_{I/O}$	V _{I/O} =0V		_	8	pF

Note) This parameter is sampled and not 100% tested.

AC Characteristics (V_{CC} 5V ± 10%, T_a = 0 to +70°C, unless otherwise noted.)

■ Read Cycle

Item	Symbol	HM6716-25 HM6719-25		HM6716-30 HM6719-30		Unit	Notes
		min	max	min	max		
Read Cycle Time	t _{RC}	25	_	30	_	ns	_
Address Access Time	t_{AA}	_	25	-	30	ns	_
Chip Select Access Time	t _{ACS}	_	25	_	30	ns	_
Chip Selection to Output in Low Z	t _{CLZ}	0	_	0	_	ns	*2
Output Enable to Output Valid	t _{OE}	0	20	0	20	ns	*1
Output Enable to Output in Low Z	tolz	0	_	0	_	ns	*1, *2
Chip Deselection to Output in High Z	t _{CHZ}	0	10	0	12	ns	*2
Chip Disable to Output in High Z	t _{OHZ}	0	10	0	10	ns	*1,*2
Output Hold from Address Change	t _{OH}	5		5	_	ns	
Input Voltage Rise/Fall Time	t_T	_	150	_	150	ns	*3

Write Cycle


Item	Symbol	HM6716-25 HM6719-25		HM6716-30 HM6719-30		_ Unit	Notes
	2,	min	max	min	max		
Write Cycle Time	t _{WC}	25	_	30	_	ns	_
Chip Selection to End of Write	t _{CW}	20		25	-	ns	_
Address Setup Time	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	t _{AW}	20	_	25	_	ns	_
Write Pulse Width	t _{WP}	20	_	25	_	ns	_
Write Recovery Time	t_{WR}	0	_	0	_	ns	_
Output Disable to Output in High Z	^t OHZ	0	10	0	10	ns	*1, *2
Write to Output in High Z	t _{WHZ}	0	10	0	12	ns	*2
Data Valid to End of Write	t_{DW}	15	_	15	_	ns	_
Data Hold Time	[†] DH	5	_	5	_	ns	_
Output Active from End of Write	tow	0	_	0	_	ns	*2

Notes) *1. These parameters are for HM6716.


*2. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.

*3. Please contact your nearest Hitachi's Sale Dept. regarding specification.


- Timing Waveforms
- Read Cycle (1)*1



• Read Cycle (2)*1,*2,*4



Read Cycle (3) *1,*3,*4




Notes) *1. WE is High for Read Cycle.

*2. Device is continuously selected, $\overline{\text{CS}}=V_{IL}$.


*3. Address Valid prior to or coincident with $\overline{\text{CS}}$ transition Low.

*4. $\overline{\sf OE} = V_{IL}$.

Write Cycle (1)



• Write Cycle (2)*5



Notes)

- *1. A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and low $\overline{\text{WE}}$.
- *2. twn is measured from the earlier of CS or WE going high to the end of write cycle.
 - *3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *4. If the CS low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
 - *5. \overline{OE} is continuously low. $\overline{(OE=V_{IL})}$.
 - *6. Dout is the same phase of write data of this write cycle.
 - *7. Dout is the read data of next address.
 - *8. If CS is Low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

4096-word x 4-bit High Speed CMOS Static RAM


#FEATURES

- Single 5V Supply and High Density 20 Pin Package.
- High Speed: Fast Access Time 25/35/45ns (max.)
- Low Power Standby: 100μW typ, 5μW typ (L-version)
 Active: 250mW typ.
- Completely Static Memory: No Clock or Timing Strobe Required
- Equal Access and Cycle Times
- Directly TTL Compatible All Inputs and Outputs
- Capability of Battery Back Up Operation (L-version)

CONTRACTION

Type No.	Access Time	Package
HM6268P-25 HM6268P-35 HM6268P-45	25ns 35ns 45ns	300mil 20pin
HM6268LP-25 HM6268LP-35 HM6268LP-45	25ns 35ns 45ns	Plastic DIP


BBLOCK DIAGRAM




MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit	
Voltage on Any Pin Relative to $V_{\rm SS}$	V_T	-0.5*1 to +7.0	v	
Power Dissipation	Pr	1.0	w	
Operating Temperature	T.,.	0 to +70	*c	
Storage Temperature	Tere	-55 to +125	°C	
Temperature under Bias	T	-10 to +85	°C	

Note) *1. -3.5V for pulse width≤10ns.



PIN ARRANGEMENT



TRUTH TABLE

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not Selected	IsB, IsBı	High Z	-
L	Н	Read	Icc	Dout	Read Cycle
L	L	Write	Icc	Din	Write Cycle

BRECOMMENDED OPERATING CONDITIONS ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
0 1 11 1	Vcc	4.5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	v
Input High (logic 1) Voltage	VIH	2.2	_	6.0	v
Input Low (logic 0) Voltage	VIL	-0.5*1	_	0.8	V

Note) *1.-3.0V for pulse width ≤ 10 ns.

DC AND OPERATING CHARACTERISTICS ($Vcc = 5V \pm 10\%$, Vss = 0V, Ta = 0 to $+70^{\circ}$)

Parameter	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current	ILI	$V_{CC} = 5.5 \text{V}$, $V_{in} = V_{SS}$ to V_{CC}	-	-	2.0	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH}, V_{I}/_{0} = V_{SS}$ to V_{CC}	_	-	2.0	μA
Operating Power Supply Current	Icc	$\overline{\text{CS}} = V_{IL}, I_I/o = 0\text{mA}$, min. cycle		50*³	90	mA
Standby Power Supply Current	I _{SB}	$\overline{\text{CS}} = V_{IH}$, min. cycle	_	15	25	mA
C. II P. C. I. C(I)	,	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V},$		0.02	2.0	mA
Standby Power Supply Current (1)	I _{SB1}	$0V \le V_{IN} \le 0.2V$ or $V_{CC} - 0.2V \le V_{IN}$	_	1*2	50*²	μA
Output Low Voltage	Vol	IoL = 8mA	_	-	0.4	V
Output High Voltage	Vон	$I_{OH} = -4.0 \text{mA}$	2.4	-	-	V

Notes) * 1. Typical limits are at $V_{CC} = 5.0$ V, $T_{a} = +25$ °C and specified loading.

*2. This characteristics is guaranteed only for L-version.

*3. 40mA typ. for 45ns version.

ECAPACITANCE ($Ta=25^{\circ}\text{C}, f=1.0\text{MHz}$)

Parameter	Symbol	Test Conditions	min	max	Unit
Input Capacitance	Cin	$V_{IN} = 0$ V		6	pF
Input/Output Capacitance	Cı/o	$V_I/o = 0$ V		9	pF

Note: This parameter is sampled and not 100% tested.

EAC CHARACTERISTICS ($Vcc = 5V \pm 10\%$, Ta = 0 to $+70^{\circ}$ C, unless otherwise noted.)


AC Test Conditions
 Input pulse levels: V_{SS} to 3.0V
 Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output Load (B)

(for tHZ, tLZ, tWZ & tOW)

Output load: See Figure



Dout 255Ω 5pF*


* Including scope and jig.

• READ CYCLE


Parameter	Cumbal	НМ6	268-25	НМ6	268-35	НМ6	HM6268-45	
r at afficier	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	trc	25	_	35	_	45	_	ns
Address Access Time	taa	_	25	_	35	_	45	ns
Chip Select Access Time	tacs		25	_	35	_	45	ns
Output Hold from Address Change	toн	5	_	5	_	5	_	ns
Chip Selection to Output in Low Z	tLz*1	10	_	10		10		ns
Chip Deselection to Output in High Z	tuz*1	0	15	0	20	0	20	ns
Chip Selection to Power Up Time	t _{PU}	0	_	0	_	0	-	ns
Chip Deselection to Power Down Time	t _{PD}		25	_	25		30	ns

Note) * 1. Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Timing Waveform of Read Cycle No. 1 (1),(2)



● Timing Waveform of Read Cycle No. 2^{(1),(3)}




Notes: 1. WE is High for Read Cycle.
2. Device is continuously selected, CS = V_{IL}.
3. Address Valid prior to or coincident with CS transition Low.

WRITE CYCLE


Parameter	Symbol	НМ6	268-25	НМ6	268-35	НМ6	268-45	77.:4
i ai ametei	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	twc	25	_	35		45	_	ns
Chip Selection to End of Write	tcw	20	_	30	_	40		ns
Address Valid to End of Write	taw	20	_	30		40	_	ns
Address Setup Time	tas	0		0		0		ns
Write Pulse Width	tw P	20		30	Manage	35	_	ns
Write Recovery Time	tw r	0	-	0		0		ns
Data Valid to End of Write	tow	12	_	20		20	_	ns
Data Hold Time	toн	0	_	0		0	_	ns
Write Enabled to Output in High Z	twz*1	0	8	0	10	0	15	ns
Output Active from End of Write	tow*1	0	_	0		0	_	ns

Note) * 1. Transition is measured $\pm 200 mV$ from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Timing Waveform of Write Cycle No. 1 (WE Controlled)



Timing Waveform of Write Cycle No. 2 (CS Controlled)



Notes: 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (twp).

2. twn is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.

3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.

5. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

6. Dout is the same phase of write data of this write cycle, if t_{WR} is long enough.

BLOW Vcc DATA RETENTION CHARACTERISTICS (0°C $\leq Ta \leq 70$ °C)


This characteristics guaranteed only for L-version.

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Vcc for Data Retention	VOR	$\overline{CS} \ge V_{cc} - 0.2V$	2.0	_	_	V
Data Retention Current	ICCDR	$V_{\bullet,\bullet} \ge V_{CC} - 0.2V \text{ or } 0V \le V_{\bullet,\bullet} \le 0.2V$	_	-	30 *2 20 *3	μA
Chip Deselect to Data Retention Time	ICDR	C .	0	_	_	ns
Operation Recovery Time	t _R	See retention waveform	tac *1	_	_	ns

Notes) #1. fac - Read Cycle Time.

*2. Vcc = 3.0V *3. Vcc = 2.0V

●LOW Vcc DATA RETENTION WAVEFORM



HM6267 Series

16384-word x 1-bit High Speed CMOS Static RAM

FEATURES

- High Speed: Fast Access Time 35/45/55ns (max.)
- Low Power Standby and Low Power Operation Standby: 0.1mW (typ.)/5μW (typ.) (L-version),


Operation: 200mW (typ.)

- Single 5V Supply and High Density 20 Pin Package
- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Time
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-version)

ORDERING INFORMATION

Type No.	Access Time	Package
HM6267P-35	35ns	
HM6267P-45	45ns	
HM6267P-55	55ns	300 mil 20 pin
HM6267LP-35	35ns	Plactic DIP
HM6267LP-45	45ns	
HM6267LP-55	55ns	


BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin*1	V_T	-0.5*2 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature Under Bias	Tbias	-10 to +85	°C

Notes) *1. With respect of V_{SS} . *2. -3.5V for pulse width \leq 20ns.



■ PIN ARRANGEMENT



HM6267 Series

TRUTH TABLE

CS	WE	Mode	V _{cc} Current	Dout Pin	Ref. Cycle
H .	×	Not selected	Isa, Isa	High-Z	
L	н	Read	Icc	Dout	Read Cycle
L	L	Write	I _{cc}	High-Z	Write Cycle

RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V
Innut Waltana	VIH	2.2	_	6.0	V
Input Voltage	V_{IL}	-0.5 ^{*1}	_	0.8	V

Note) *1. -3.0V for pulse width ≤ 20 ns

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^{\circ}$ C)

Item	Symbol Test Conditions		HM6267-35			HM6267-45/55			•
Item	Symbol	lest Conditions	min	typ*1	max	min	typ*1	max	Unit
Input Leakage Current	$ I_{LI} $	V_{CC} =5.5V, V_{IN} = V_{SS} to V_{CC}	_	_	10	-	_	10	μA
Output Leakage Current	$ I_{LO} $	CS=V _{IH} , V _{OUT} =V _{SS} to V _{CC}		_	10	_	_	10	μA
Operating Power Supply Current	I_{CC}	$\overline{\text{CS}}$ = V_{IL} , I_{OUT} =0mA, min. cycle		40	100	-	40	80	mA
	I_{SB}	$\overline{\mathrm{CS}} = V_{IH}$, min cycle	-	10	20	-	10	20	mA
Stand by Power Supply Current		$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V},$	_	0.02	2	_	0.02	2	mA
	I_{SB1}	$0V \le V_{IN} \le 0.2V \text{ or} $ $V_{CC} - 0.2V \le V_{IN}$	-	1*2	50*2	-	1 *2	50*2	μΑ
	V_{OL}	<i>I_{OL}</i> = 8mA		_	0.4	_	_	0.4	V
Output Voltage	V _{OH}	I _{OH} = -4mA	2.4	-	-	2.4	-	_	V

Notes) *1. Typical limts are at $V_{CC} = 5V$, $T_a = 25^{\circ}C$ and specified loading.

CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1\text{MHz})$

Item	Symbol	typ.	max	Unit	Conditions .
Input Capacitance	CIN	_	5	pF	V _{IN} - 0 V
Output Capacitance	Cout		7	pF	<i>V_{ουτ}</i> - 0 V

Note) This parameter is sampled and not 100% tested.


AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C, unless otherwise noted)

AC TEST CONDITIONS


Input pulse levels: V_{SS} to 3.0V Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output load: See Figure



* Including scope and jig.




^{*2.} This characteristics is guaranteed only for L-version.


Read Cycle

	Symbol	HM6	HM6267-35		HM6267-45		HM6267-55		Madas
Item		min	max	min	max	min	max	Unit	Notes
Read Cycle Time	t _{RC}	35	-	45	_	55	_	ns	1
Address Access Time	t_{AA}	-	35	_	45	-	55	ns	
Chip Select Access Time	tACS	-	35	_	45	-	55	ns	
Output Hold from Address Change	^t OH	5	-	5		5		ns	
Chip Selection to Output in Low Z	t_{LZ}	5	-	5	_	5	-	ns	2,3,7
Chip Deselectio to Output in High Z	tHZ	0	30	0	30	0	30	ns	2,3,7
Chip Selectio to Power Up Time	t_{PU}	0	-	0	_	0	_	ns	
Chip Deselection to Power Down Time	t_{PD}	_	20	-	30	-	30	ns	

●TIMING WAVEFORM OF READ CYCLE NO. 1 4) 5)



●TIMING WAVEFORM OF READ CYCLE NO. 2 4) 6)



- Notes) 1. All Read Cylce timing are referenced from last valid address to the first transitioning address.
 - 2. At any given temperature and voltage condition, t_{HZ} max. is less than t_{LZ} min. both for a given device and from device to device.
 - Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 WE is High for READ cycle.


 - 5. Device is continuously selected, $\overline{CS} = V_{IL}$.
 - 6. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - 7. This parameter is sampled and not 100% tested.

Write Cycle


Write Cycle									
_		HM62	267-35	HM62	267-45	HM62	67-55	Unit	Notes
Item	Symbol	min	max	min	max	min	max	Oint	Notes
Write Cycle Time	t WC	35	-	45	-	55		ns	2
Chip Selection to End of Write	t _{CW}	30	_	40	-	50	_	ns	
Address Valid to End of Write	t _{AW}	30	-	40	-	50	-	ns	
Address Setup Time	t _{AS}	0	-	0	_	0	_	ns	
Write Pulse Width	t _{WP}	20	-	25	_	35	-	ns	
Write Recovery Time	t _{WR}	0	-	0	_	0		ns	
Data Valid to End of Write	t _{DW}	20		25	_	25	_	ns	
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns	
Write Enabled to Output in High Z	twz	0	20	0	25	0	25	ns	3,4
Output Active from End of Write	tow	0	_	0	_	0	_	ns	3,4
		1	1		1			4	

HM6267 Series

● TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE Controlled)



• TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS Controlled)



- Notes) 1. If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in a high impedance states.
 - 2. All Write Cycle timings are referenced from the last valid address to the first transitions address.
 - 3. Transition is measured ±500mV from steady state voltage with specified loading in Load B.
 - 4. This parameter is sampled and not 100% tested.

BLOW V_{cc} DATA RETENTION CHARACTERISTICS $(0^{\circ}C \le Ta \le 70^{\circ}C)$


This characteristics is guaranteed only for L-version.

Parameter	Symbol	Test Conditions	min	typ	max	Unit
V _{CC} for Data Retention	V _{DR}	$\overline{CS} \ge V_{cc} - 0.2V$	2.0	_	-	v
Data Retention Current	ICCDR	$V_{i,*} \ge V_{cc} - 0.2 \text{V} \text{ or } 0 \text{V} \le V_{i,*} \le 0.2 \text{V}$	_	_	30*2 20*3	μA
Chip Deselect to Data Retention Time	ton		0	_	_	ns
Operation Recovery Time	t _R	see retention waveform	t _{RC} *1	_	_	ns

Notes) *1. fac - Read Cycle Time.

*2. V_{cc} = 3.0V *3. V_{cc} = 2.0V

●LOW Vcc DATA RETENTION WAVEFORM



HM6264A Series

8192-word x 8-bit High Speed CMOS Static RAM

■ FEATURES

Low Power Standby

Standby: 0.1mW (typ.) 10µW (typ.) L-/LL-version

Low Power Operation

Operating: 15mW/MHz (typ.) 100ns/120ns/150ns (max.)


Fast access TimeSingle +5V Supply

- Completely Static Memory.... No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three State Output
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-/LL-version)


ORDERING INFORMATION

Type No.	Access Time	Package
HM6264AP-10	100ns	
HM6264AP-12	120ns	
HM6264AP-15	150ns	
HM6264ALP-10	100ns	600 mil 20 nin
HM6264ALP-12	120ns	600 mil 28 pin Plastic DIP
HM6264ALP-15	150ns	Flastic DIF
HM6264ALP-10L	100ns	
HM6264ALP-12L	120ns	
HM6264ALP-15L	150ns	
HM6264ASP-10	100ns	
HM6264ASP-12	120ns	
HM6264ASP-15	150ns	
HM6264ALSP-10	100ns	200 :1 20 :
HM6264ALSP-12	120ns	300 mil 28 pin Plastic DIP
HM6264ALSP-15	150ns	Plastic DIP
HM6264ALSP-10L	100ns	-
HM6264ALSP-12L	120ns	
HM6264ALSP-15L	150ns	
HM6264AFP-10	100ns	
HM6264AFP-12	120ns	
HM6264AFP-15	150ns	
HM6264ALFP-10	100ns	28 pin
HM6264ALFP-12	120ns	Plastic SOP
HM6264ALFP-15	150ns	(Note)
HM6264ALFP-10L	100ns	1
HM6264ALFP-12L	120ns	
HM6264ALFP-15L	150ns	
		1


Note) T is added to the end of the type no. for a SOP of 3.00 mm (max.) thickness.



■ PIN ARRANGEMENT



BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage*1	V_T	-0.5*2 to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (Under Bias)	Thias	-10 to +85	°C

Notes)

*1. With respect to V_{SS} . *2. -3.0V for pulse width ≤ 50 ns

TRUTH TABLE

CS,	CS ₂	ŌĒ	Mode	I/O Pin	VCC Current	Note	
Н	×	X	Not Selected	High Z	ISB,ISB1		
×	L	Х	(Power Down)	High Z	ISB,ISB1		
L	Н	Н	Output Disabled	High Z	ICC		
L	·H	L	Read	Dout	I _{CC}	Read Cycle	
L	Н	Н	Waite	Din	ICC	Write Cycle (1)	
L	Н	L	WIIIC	Din	I _{CC}	Write Cycle (2)	
	X L	H X X L L H L H L H	H X X X X X X X X X X X X X X X X X X X	H X X Not Selected (Power Down) L H H Output Disabled L H L Read L H H Write	H X X Not Selected (Power Down) High Z	H X X Not Selected High Z ISB.ISB1 X L X (Power Down) High Z ISB.ISB1 L H H Output Disabled High Z ICC L H L Read Dout ICC L H H Write Din ICC	

X: H or L

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$ **)**

Item	Symbol	min	typ	max	Unit	
Supply Voltage	Vcc	4.5	5.0	5.5	V	
Supply Voltage	V_{SS}	0	0	0	V	
Input Voltage	VIH	2.2		6.0	V	
	VIL	-0.3*1		0.8	V	

Note) *1. -3.0V for pulse width ≤ 50 ns

HM6264A Series

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $\pm 70^{\circ}$ C)

Item	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current	$ I_{LI} $	$V_{in} = V_{SS}$ to V_{CC}	_	_	2	μA
Output Leakage Current	$ I_{LO} $	$\overline{\text{CS1}} = V_{IH} \text{ or } \text{CS2} = V_{IL} \text{ or } \overline{\text{OE}} = V_{IH} \text{ or } \overline{\text{WE}} = V_{IL},$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$		-	2	μΑ
Operating Power Supply Current	I_{CCDC}	$\overline{\mathrm{CS1}} = V_{IL}$, $\mathrm{CS2} = V_{IH}$, $I_{I/O} = 0 \mathrm{mA}$	_	7	15	mA
	I _{CC1}	Min. cycle, duty=100%, $\overline{\text{CS1}}$ = V_{IL} , CS2= V_{IH}	_	30	45*5	mA
Average Operating Current	1CC1	$I_{I/O}$ =0mA		30	55*6	
	ICC2	Cycle time = 1 μ s, duty = 100%, $I_{I/O}$ = 0mA, $\overline{CS1} \le 0.2$ V, CS2 $\ge V_{CC}$ -0.2 V _{IH} $\ge V_{CC}$ -0.2 V, $V_{IL} \le 0.2$ V		3	5	mA
	I_{SB}	$\overline{\text{CS1}} = V_{IH} \text{ or CS2} = V_{IL}$	_	1	3	mA
Standby Power Supply Current			_	0.02	2	mA
Dimino, conv. Dopp., current	I _{SB1} *2	$\overline{\text{CS1}} \ge V_{CC} - 0.2 \text{V}$, $\text{CS2} \ge V_{CC} - 0.2 \text{V}$ or $0 \text{V} \le \text{OS2} \le 0.2 \text{V}$, $0 \text{V} \le V_{In}$	_	2*3	100*3	
			_	2*4	50*4	μA
Output Voltage	V_{OL}	I _{OL} = 2.1mA	_	_	0.4	V
	V _{OH}	I _{OH} =-1.0mA	2.4	_	-	V

Notes) *1. Typical limits are at V_{CC} =5.0V, T_a =25°C and specified loading. *2. V_{IL} min=-0.3V

*3. This characteristics is guaranteed only for L-version.

*4. This characteristics is guaranteed only for LL-version.
*5. For 120ns/150ns version.

*6. For 100ns version.

© CAPACITANCE ($f = 1 \text{MHz}, T_a = 25^{\circ}\text{C}$)

-					
Item	Symbol	Test Condition	typ	max	Unit
Input Capacitance	Cin	Vin = ()V	_	5	pF
Input/Output Capacitance	C1/0	$V_{I/O} = 0V$		7	pF

Note) This parameter is sampled and not 100% tested.

a AC CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0$ to $+70^{\circ}$ C)

• AC TEST CONDITIONS

Input Pulse Levels: 0.8V/2.4V Input Rise and Fall Time: 10ns Input Timing Reference Level: 1.5V

Output Timing Reference Level: HM6264A-10 1.5V

HM6264A-12/15 0.8V/2.0V


Output Load: 1TTL Gate and C_L (100pF) (including scope and jig)

• READ CYCLE

T		C11	HM626	54A-10	HM626	54A-12	HM6264A-15		Unit	
Item		Symbol	min	max	min	max	min	max	Unit	
Read Cycle Time		tRC	100	-	120	_	150	_	ns	
Address Access Time		t _{AA}		100	_	120		150	ns	
Chip Selection to Output	CS1	tCO1	_	100	_	120	_	150	ns	
	CS2	tCO2	_	100	-	120		150	ns	
Output Enable to Output Valid		tOE	_	50	_	60	-	70	ns	
Chip Selection to	CS1	tLZ1	10	_	10	_	15		ns	
Output in Low Z	CS2	tLZ2	10	_	10	-	15	_	ns	
Output Enable to Output in	Low Z	tOLZ	5	_	5	_	.5		ns	
Chip Deselection to	CS1	tHZ1	0	. 35	0	40	0	50	ns	
Output in High Z	CS2	tHZ2	0	35	0	40	0	50	ns	
Output Disable to Output in High Z		tOHZ	0	35	0	40	0	50	ns	
Output Hold from Address C	hange	tOH	10	_	10	-	10	_	ns	

Notes) 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

2. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from d device to device.




HM6264A Series


• WRITE CYCLE

Itam	Cross had	HM62	64A-10	HM62	HM6264A-12		HM6264A-15	
Item	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	twc	100	_	120	_	150	_	ns
Chip Selection to End of Write	t _{CW}	80		85	_	100	_	ns
Address Setup Time	tAS	0	_	0	_	0	_	ns
Address Valid to End of Write	t _{AW}	80	_	85	_	100	_	ns
Write Pulse Width	tWP	60	-	70	_	90	_	ns
Write Recovery Time	twR	0	_	0	_	0	_	ns
Write to Output in High Z	twHZ	0	35	0	40	0	50	ns
Data to Write Time Overlap	t _{DW}	40	_	40	_	50	-	ns
Data Hold from Write Time	^t DH	0	_	0	_	0	_	ns
Output Enable to Output in High Z	^t OHZ	0	35	0	40	0	50	ns
Output Active from End of Write	tow	5	_	5	-	5	-	ns

WRITE CYCLE (1) (OE clock)



• WRITE CYCLE (2) (OE Low Fix)



- NOTES: 1) A write occurs during the overlap of a low $\overline{\text{CS1}}$, a high CS2 and a low $\overline{\text{WE}}$. A write begins at the latest transition among $\overline{\text{CS1}}$ going low, CS2 going high and $\overline{\text{WE}}$ going low. A write ends at the earliest transition among $\overline{\text{CS1}}$ going high, CS2 going low and $\overline{\text{WE}}$ going high, t_{WP} is measured from the beginning of write to the end of write.
 - 2) t_{CW} is measured from the later of $\overline{\text{CS1}}$ going low or CS2 going high to the end of write.
 - 3) t_{AS} is measured from the address valid to the beginning of write.
 - 4) t_{WR} is measured from the earliest of \overline{CSI} or \overline{WE} going high or CS2 going low to the end of write cycle.
 - 5) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
 - 6) If CSI goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
 - 7) Dout is the same phase of the latest written data in this write cycle.
 - 8) Dout is the read data of next address.
 - 9) If CSI is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.

HM6264A Series


■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L/LL-version.


Item	Symbol	Test Condition	min	typ	max	Unit
V _{CC} for Data Retention	V_{DR}	$\overline{\text{CS1}} \ge V_{CC}$ -0.2V, $\text{CS2} \ge V_{CC}$ -0.2V or $\text{CS2} \le 0.2$ V	2.0	_	_	v
Data RetentionCurrent	I _{CCDR}	$\frac{V_{CC}}{\overline{CS1}} \ge 3.0V$ $\overline{CS1} \ge V_{CC} - 0.2V$	- 1*1	1*1	50*1	μА
	1CCDR	$CS1 \leq V_{CC} - 0.2V$ $CS2 \geq V_{CC} - 0.2V \text{ or } 0V \leq CS2 \leq 0.2V, 0V \leq V_{in}$	_	1*2	25*2	
Chip Deselect to Data Retention Time	t _{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _R	See Retention waverorm	t _{RC*3}	-	_	ns

Notes) *1. V_{IL} min = -0.3V, 20 μ A max at T_a =0 to 40°C, This characteristics is guaranteed only for L-version. *2. V_{IL} min = -0.3V, 10 μ A max at T_a = 0 to 40°C, This characteristics is guaranteed only for LL-version. *3. t_{RC} = Read Cycle Time

• LOW Vcc DATA RETENTION WAVEFORM (1) (CS1 Controlled)



• LOW V_{cc} DATA RETENTION WAVEFORM (2) (CS2 Controlled)



Note) In Data Retention Mode, CS2 controls the Address, \overline{WE} , $\overline{CS1}$, \overline{OE} and Din buffer. If CS2 controls data retention mode, Vin for these inputs can be in the high impedance state. If $\overline{CS1}$ controls the data retention mode, CS2 must satisfy either CS2 $\geq V_{CC}-0.2V$ or CS2 $\leq 0.2V$. The other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.

16384-Word \times 4-Bit High Speed CMOS Static RAM (with $\overline{\text{OE}}$)

The Hitachi HM6289 is a high speed 64k static RAM organized as 16-kword x 4-bit. It realizes high speed access time (25/35/45 ns) and low power consumption, employing CMOS process technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6289, packaged in a 300-mil SOJ, is available for high density mounting. Low power version retains the data with battery back up.

Features

· High speed

Access time:

taa: 25/35 ns (max) toe: 12/15 ns (max)

- High density 24-pin SOJ package
- · Low power

Active mode:

300 mW (typ)


Standby mode: 100 μW (typ)

- Single 5 V supply
- Completely static memory

No clock or timing strobe required

- · Equal access and cycle times
- · Directly TTL compatible: All inputs and outputs

Pin Arrangement




Ordering Information

Type No.	Access Time	Package		
HM6289JP-25	25 ns	300-mil		
HM6289JP-35	35 ns	24-pin		
HM6289LJP-25	25 ns	SOJ		
HM6289LJP-35	35 ns	(CP-24D)		

Pin Description

Pin Name	Function
A0-A13	Address
I/O1–I/O4	Input/output
CS	Chip select
ŌĒ	Output enable
WE	Write enable
Vcc	Power supply
Vss	Ground

Block Diagram



Function Table

CS	ŌĒ	WE	Mode	Vcc Current	I/O pin	Ref. Cycle
Н	×	×	Not selected	Isb, Isb1	High-Z	
L	L	Н	Read	Icc	Dout	Read cycle (1)-(3)
L	Н	L	Write	Icc	Din	Write cycle (1)–(2)
L	L	L	Write	Icc	Din	Write cycle (3)–(6)

Note: ×; H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5^{*1} to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature range	Торг	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Thias	-10 to +85	°C

Note: *1. Vin min = -2.0 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
_	Vss	0	0	0	V
Input high (logic 1) voltage	Vи	2.2		6.0	V
Input low (logic 0) voltage	VIL	-0.5* ¹		0.8	V

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, VCC = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	ILıl			2.0	μΑ	Vcc = Max
			-			Vin = 0V to Vcc
Output leakage current	امىآا			2.0	μΑ	$\overline{CS} = V_{IH}$
						$V_{VO} = 0 V \text{ to } V_{CC}$
Operating Vcc current	Icc		60	120	mA	$\overline{CS} = V_{IL}$, I _{VO} = 0 mA,
						Min. cycle
Standby Vcc current	Isв		15	30	mA	$\overline{CS} = V_{IH}$, Min. cycle
Standby Vcc current (1)	IsB1*2		0.02	2.0	mA	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}$
	IsB1*3		0.02	0.1	mA	$0V \le Vin \le 0.2 V \text{ or}$
						$V_{CC} - 0.2 \text{ V} \leq \text{Vin}$
Output low voltage	Vol	_		0.4	V	IoL = 8 mA
Output high voltage	Vон	2.4			V	Iон = −4.0 mA

Notes: *1. Typical limits are at Vcc = 5.0 V, $Ta = +25^{\circ}C$ and specified loading.

*2. P-version

*3. LP-version

Capacitance (Ta = 25°C, f = 1MHz)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin			6	pF	Vin = 0 V
Input/output capacitance	Civo			8	pF	V I/O = 0 V

Note: This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

Input pulse levels:

Vss to 3.0 V

Input rise and fall times:


5 ns

Input and output timing reference levels:

1.5 V

Output load:

See figures



Note:


* Including scope & jig.

Read Cycle


Item	Symbol	HM6289-25		HM6289-35		T1-'-
nem	Symbol	Min	Max	Min	Max	Unit
Read cycle time	trc	25		35		ns
Address access time	taa		25		35	ns
Chip select access time	tacs	and the same of th	25		35	ns
Chip selection to output in low-Z	tclz*1	5		5		ns
Output enable to output valid	toe		12		15	ns
Output enable to output in low-Z	toLZ*1	0		0		ns
Chip deselection to output in high-Z	tcHz*1	0	12	0	20	ns
Chis disable to output in high-Z	tohz*1	0	10	0	10	ns
Output hold from address change	tон	3		5		ns
Chip selection to power up time	t₽Ų	0		0		ns
Chip deselection to power down time	tPD .		25	_	30	ns

Note: *1. Output transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.


Read Timing Waveform (1) 11



Read Timing Waveform (2) 1,12,14



Read Timing Waveform (3) *1,*3,*4



Notes: *1. WE is high for read cycle.


- *2. Device is continuously selected, $\overline{CS} = V_{IL}$.
- *3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
- *4. $\overline{OE} = V_{IL}$.

Write Cycle


•	~	HM6289-25		HM6289-35		**
Item	Symbol	Min	Max	Min	Max	- Unit
Write cycle time	twc	25		35		ns
Chip selection to end of write	tcw	20		30		ns
Address valid to end of write	taw	20		30		ns
Address setup time	tas	0		0		ns
Write pulse width	twp	20		30		ns
Write recovery time	twr	0		0		ns
Output disable to output in high-Z*1	tonz	0	10	0	10	ns
Write to output in high-Z*1	twnz	0	8	0	10	ns
Data to write time overlap	tow	12		20		ns
Data hold from write time	toh	0		0		ns
Output active from end of write*1	tow	5		5		ns

Note: *1. Output transition is measured ± 200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.


Write Timing Waveform (1) $(\overline{OE} = High, \overline{WE} = Controlled)$




Write Timing Waveform (2) (\overline{OE} = High, \overline{CS} = Controlled)




Write Timing Waveform (3) (\overline{OE} = Clocked, \overline{WE} = Controlled)




Write Timing Waveform (4) $(\overline{OE} = Clocked, \overline{CS} = Controlled)$



Write Timing Waveform (5) $(\overline{OE} = Low, \overline{WE} = Controlled)$



Write Timing Waveform (6) (\overline{OE} = Low, \overline{CS} = Controlled)



- Notes: *1 A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (twp)
 - *2. twn is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - *3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
 - *5. If \overline{CS} is low during this period, I/O pins are in the output state after tow. Then the data input signals of opposite phase to the outputs must not be applied to them.
 - *6. Dout is the same phase of write data of this write cycle, if twn is long enough.
 - *7. If \overline{CS} low transition occurs simultaneously with the \overline{OE} high transition or after the \overline{OE} transition, output remain in high impedance state.


Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	Vdr	2			V	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}.$
Data retention current	Iccdr			50*2	μА	$Vin \ge Vcc - 0.2 \text{ V or}$
				35*3		$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Chip deselect to data retention time	tcdr	0			ns	See retention waveform
Operation recovery time	tr	trc*1			ns	_

- Note: *1. tRC = Read cycle time
 - *2. Vcc = 3.0 V
 - *3. Vcc = 2.0 V

Low Vcc Data Retention Waveform



16384-word \times 4-bit High Speed Hi-BiCMOS Static RAM (with $\overline{\text{OE}}$)

Features

- 16384-word × 4bit organization
- 1.3 µm Hi-BiCMOS process
- Super fast access time: Add. 12/15 ns (max) \overline{OE} 6/7 ns (max)
- Low power dissipation (DC) operating: 300 mW (typ)
- +5V single supply
- Completely static memory

 No clock or timing strobe required
- Fully TTL compatible input and output


Ordering Information

Type No.	Access time	Package		
HM6789HAP-12	12 ns	300-mil 24-pin plastic DIP		
HM6789HAP-15	15 ns	(DP-24NC)		
	12 ns	300-mil 24-pin plastic SOJ		
HM6789HAJP-15	15 ns	(CP-24D)		


Pin Description

Pin Name	Function
A0 – A13	Address input
I/O1 — I/O4	Data input/output
WE	Write enable
CS	Chip select
ŌĒ	Output enable
V _{SS}	Ground
V _{CC}	Power supply
NC	No connection

Pin Arrangement



Block Diagram



Truth Table

CS	OE	WE	Mode	V _{CC} current	I/O pin	Ref. cycle
Н	H or L	H or L	Not selected	I _{SB} , I _{SB1}	High-Z	
L	Н	H	Output disabled	I _{CC} , I _{CC1}	High-Z	
L	L	Н	Read	I _{CC} , I _{CC1}	Data out	Read cycle (1) (2) (3)
L	Н	L	Write	loc, loc1	Data in	Write cycle (1) (2) (3) (4)
L	L	Ļ		I _{CC} , I _{CC1}	Data in	Write cycle (5) (6)

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.5 to +7.0	V
Power dissipation	R _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (bias)	-10 to +85	°C
Storage temperature range	Tstg	-55 to +125	°C

Recommended DC Operating Conditions $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0.0	0.0	0.0	V	
Input high voltage	V _{IH}	2.2		6.0	V	
Input low voltage	V _{IL} *1	-3.0	-	0.8	V	

Note: 1. Pulse Width \leq 10 nS, DC: -0.5V

DC Characteristics ($V_{CC} = 5V \pm 10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$, $V_{SS} = 0V$)

Item	Symbol	Min	Тур	Max	Unit	Test condition
Input leakage current	l _{Ll}			2	μΑ	V_{CC} = 5.5 V, Vin = V_{SS} to V_{CC}
Output leakage current	I _{LO}			10	μΑ	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH}, \overline{WE} = V_{IL}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating power supply current	lcc			100	mA	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{I/O}} = 0 \text{ mA}$
Average operating current	lcc1			120	mA	min. cycle, Duty : 100%, I _{I/O} = 0 mA
Standby power supply current	I _{SB}			30	mA	CS = V _{IH}
	I _{SB1}			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ Vin $\le 0.2 \text{ V}$ or Vin $\ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output low voltage	V _{OL}			0.4	٧	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4	_		٧	I _{OH} = -4 mA

Capacitance (Ta = 25°C, f = 1.0 MHz)


Item	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin			6	pF	Vin = 0 V
Input /output capacitance	C _{I/O}			10	pF	V _{I/O} = 0 V

Note: This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5V \pm 10\%$, Ta = 0°C to +70°C, unless otherwise noted)

Test Conditions

- Input pulse levels: V_{SS} to 3.0 V
- Input and output reference levels: 1.5 V ±200 mV from steady level (Output Load B)
- Input rise and fall time: 4 ns
- · Output load: See figures



Read Cycle

		HM6789HA-12		HM678	9HA-15		
Item	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	12		15		ns	_
Address access time	t _{AA}		12		15	ns	
Chip select access time	t _{ACS}	-	12		15	ns	
Chip selection to output in low-Z	tCLZ	3		5		ns	1, 2
Output enable to output valid	tOE	0	6	0	7	ns	1
Output enable to output in low-Z	tOLZ	1		1		ns	1, 2
Chip deselection to output in high-Z	tCHZ	0	6	0	6	ns	1, 2
Output hold from address change	tон	4		4		ns	_


Write Cycle

		HM6789HA-12		HM6789HA-15			
item	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	twc	12		15	_	ns	4
Chip selection to end of write	tcw	8		10		ns	
Address setup time	t _{AS}	0		0		ns	
Address valid to end of write	t _{AW}	8		10		ns	
Write pulse width	t _{WP}	8		10		ns	
Write recovery time (WE)	twR	0.5		0.5		ns	-
Write recovery time (CS)	t _{WR1}	1		1		ns	
Write to output in high-Z	twHZ	0	6	0	6	ns	1, 2
Data valid to end of write	t _{DW}	6		7		ns	
Data hold time	^t DH	0		0		ns	
Output disable to output in high-Z	toHZ	0	5	0	5	ns	1, 2
Output active from end of write	tow	3		3		ns	1, 2


- Notes: 1. Transition is measured ± 200 mV from steady state voltage with Load (B).
 - 2. This parameter is sampled and not 100% tested.
 - 3. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.
 - 4. All write cycle timings are referenced from the last valid address to the first transitioning address.

Timing Waveform


Read Cycle (1) *1



Read Cycle (2) *1, *2, *3




Read Cycle (3) *1, *3, *4




Notes: 1. $\overline{WE} = V_{IH}$ 2. $\overline{CS} = V_{IL}$ 3. $\overline{OE} = V_{IL}$ 4. Address valid prior to or coincident with \overline{CS} transition Low.


Write Cycle (1) $(\overline{OE} = H, \overline{WE} \text{ Controlled})$




Write Cycle (2) ($\overline{OE} = H$, \overline{CS} Controlled)




Write Cycle (3) (\overline{OE} = Clocked, \overline{WE} Controlled)




Write Cycle (4) $(\overline{OE} = \text{Clocked}, \overline{CS} \text{ Controlled})$



Write Cycle (5) $(\overline{OE} = L, \overline{WE} \text{ Controlled})$



Write Cycle (6) ($\overline{OE} = L$, \overline{CS} Controlled)



- Notes: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 - 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 3. Dout is the same phase of write data of this write cycle.
 - 4. If the $\overline{\text{CS}}$ is low transition occurs after the $\overline{\text{WE}}$ low transition, output remain in a high impedance
 - 5. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
 - 6. If $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{OE}}$ high transition or after the $\overline{\text{OE}}$ transition, output remain in high impedance state.

HM6288 Series

16384-word×4-bit High Speed CMOS Static RAM

The Hitachi HM6288 is a high speed 64k static RAM organized as 16-kword x 4-bit. It realizes high speed access time (25/35/45 ns) and low power consumption, employing CMOS process technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM6288, packaged in a 300 mil plastic DIP and SOJ, is available for high density mounting. Low power version retains the data with battery back up.

EFEATURES

- Single 5V Supply and High Density Plastic Package.
- High Speed: Fast Access Time 25/35/45 ns (max.)
- Low Power dissipation

Active mode 300mW (typ.) Standby mode 100 μ W (typ.)


- Completely Static Memory
 No Clock or Timing Strobe Required.
- Equal Access and Cycle Times.
- Directly TTL Compatible All Inputs and Outputs.

■ ORDERING INFORMATION

Type No.	Access Time	Package
HM6288P-25	25 ns	300 mil
HM6288P-35	35 ns	22-pin
HM6288LP-25	25ns	Plastic DIP
HM6288LP-35	35ns	(DP-22NB)
HM6288JP-25	25ns	300 mil
HM6288JP-35	35ns	- 24-pin
HM6288LJP-25 HM6288LJP-35	25ns 35ns	SOJ (CP-24D)

PIN ARRANGEMENT

HM6288P Series




HM6288JP Series

A0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4 5 6 7 8 9 10	24 D Vcc 23 D A13 22 D A12 21 D A11 20 D A10 19 D A9 18 D NC 17 D I/O1 16 D I/O2 15 D I/O3 14 D I/O4 13 D WE
	(Top V	iew)

Pin Description

mi in pescribuon					
Pin Name	Function				
A0 - A13	Address				
I/O1-I/O4	Input/Output				
CS	Chip Select				
WE	Write Enable				
v_{CC}	Power Supply				
V_{SS}	Ground				



MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	VT	-0.5^{*1} to $+7.0$	v
Power Dissipation	Pr	1.0	w
Operating Temperature	T.,.	0 to +70	.c
Storage Temperature	Tels	-55 to +125	.c
Temperature under Bias.	T	-10 to +85	°C

Note: *1. V_T min. = -2.0V for pulse width \leq 10ns

TRUTH TABLE

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Standby	I_{SB}, I_{SB1}	High Z	
L	Н	Read	Icc	Dout	Read'Cycle 1, 2
L	L	Write	Icc	Din	Write Cycle 1, 2

TRECOMMENDED DC OPERATING CONDITIONS (Ta=0 to +70°C)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
Supply Voltage	Vss	0	0	0	V
Input High (logic 1) Voltage	VIH	2.2	-	6.0	v
Input Low (logic 0) Voltage	VIL	-0.5*1		0.8	v

Note: ± 1 . Vii min. = -2.0V for pulse width ≤ 10 ns

EDC AND OPERATING CHARACTERISTICS (Ta=0 to $+70^{\circ}$ C, $V_{cc}=5V\pm10\%$, $V_{ss}=0V$)

Parameter	Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current	+ <i>I</i> LI	$V_{CC} = MAX$. $V_{IN} = V_{SS}$ to V_{CC}	-	-	2.0	μA
Output Leakage Current	ILO	$\overline{\text{CS}} = V_{IH}, V_{I/O} = V_{SS} \text{ to } V_{CC}$	1-	-	2.0	μA
Operating Power Supply Current	Icc	$\overline{\text{CS}} = V_{IL}$, $I_{I/o} = 0\text{mA}$, min. cycle	_	60	120	mA
Standby Vcc Current	IsB	$\overline{\text{CS}} = V_{IH}$, min. cycle		15	30	mA
Standby Vcc Current 1	IsB1*2	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}$		0.02	2.0	mA
Standby Vec Current 1	IsB1*3	$0V \le V_{IN} \le 0.2V$ or $V_{CC} - 0.2V \le V_{IN}$	_	0.02	0.1	mA
Output Low Voltage	Vol	IoL = 8mA	_	_	0.4	V
Output High Voltage	Voн	<i>Iон</i> = −4.0mA	2.4			V

Notes: ± 1 . Typical limits are at Vcc = 5.0V, Ta = +25°C and specified loading.

ECAPACITANCE ($Ta=25^{\circ}\text{C}$, f=1.0MHz)

Parameter	Symbol	Test Conditions	min	max	Unit
Input Capacitance C_{in} $V_{in} = 0 \text{ V}$		-	6	pF	
Input/Output Capacitance	Cı/o	$V_1/o = 0$ V	-	8	pF

Note: This parameter is sampled and not 100% tested

^{* 2.} P version * 3. LP version

HM6288 Series

MAC CHARACTERISTICS


AC Test Conditions


Input pulse levels: 0V to 3.0V

Input rise and fall times: 5ns

Input and Output timing reference levels: 1.5V

Output load: See Figure






■ READ CYCLE


P	Cumb al	HM6288-25		HM6288-35		
Parameter	Symbol	min	max	min	max	Unit
Read Cycle Time	t _{RC}	25	_	35	_	ns
Address Access Time	t_{AA}	_	25	_	35	ns
Chip Select Access Time	t _{ACS}		25	_	35	ns
Output Hold from Address Change	t _{OH}	3	_	5	_	ns
Chip Selection to Output in Low Z	$t_{LZ}*$	5	_	5	_	ns
Chip Deselection to Output in High Z	t _{HZ} *	0	12	0	20	ns
Chip Selection to Power Up Time	tpU	0	_	0	_	ns
Chip Seselection to Power Down Time	tPD		25	_	30	ns

Transition is measured ±200mV from steady state voltage with Load(B).
 This parameter is sampled and not 100% tested.

● Timing Waveform of Read Cycle No.1 [1][2]



● Timing Waveform of Read Cycle No.2 [1] [3]



Notes: 1. WE is High for Read Cycle.


- 2. Device is continuously selected, $\overline{CS} = V_{IL}$.
- 3. Address Valid prior to or coincident with $\widetilde{\text{CS}}$ transition Low.

■ WRITE CYCLE

Parameter	Symbol	HM6288-25		HM6288-35		Unit	
rarameter	Symbol	min max		min max		1 Onic	
Write Cycle Time	t _{WC}	25	_	35	_	ns	
Chip Selection to End of Write	t _{CW}	20	_	30	_	ns	
Address Valid to End of Write	t _{AW}	20	_	30	_	ns	
Address Setup Time	t _{AS}	0	_	0	-	ns	
Write Pulse Width	t _{WP}	20	_	30	_	ns	
Write Recovery Time	t _{WR}	0		0	<u> </u>	ns	
Date Valid to End of Write	t _{DW}	12	_	20	_	ns	
Data Hold Time	t _{DH}	0	_	0	-	ns	
Write Enabled to Output in High Z	twz*	0	8	0	10	ns	
Output Active from End of Write	tow*	5	_	5	T -	ns	


Transition is measured ± 200mV from steady state voltage with Load (B).
 This parameter is sampled and not 100% tested.

● Timing Waveform of Write Cycle No.1 (WE Controlled)



HM6288 Series

• Timing Waveform of Write Cycle No.2 (CS Controlled)



Notes) 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (twp)

- 2. two is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.
- 5. If \overline{CS} is low during this period, I/O pins are in the output state after tow. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. Dout is the same phase of write data of this write cycle, if twa is long enough.

• Low Vcc Data Retention Characteristics (Ta = 0 to +70°C)


(This Characteristics is guaranteed only for L-version.)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	VDR	2.0	_	-	v	$\overline{\text{CS}} \ge V_{CC} - 0.2\text{V}$ $V_{in} \ge V_{CC} - 0.2\text{V or}$
Data retention current	ICCDR			50 ²⁾ 35 ³⁾	μA	$0V \le V_{in} \le 0.2V$ or $0V \le V_{in} \le 0.2V$
Chip deselect to data retention time	tcdr	0	_	_	ns	C
Operation recovery time	t _R	trc ¹⁾	_	_	ns	See retention waveform

NOTE: 1. trc = Read cycle time

2. $V_{CC} = 3.0 \text{V}$ 3. $V_{CC} = 2.0 \text{V}$

Low Vcc Data Retention Waveform



16384-word × 4-bit High Speed Hi-BiCMOS Static RAM

Features

- 16384-word × 4 bit organization
- 1.3 µm Hi-BiCMOS process
- Super fast

Access time: 12/15 ns (max)

- Low power dissipation
 - (DC) operating: 300 mW (type)
- +5 V single supply
- Completely static memory no clock or timing strobe required
- Fully TTL compatible input and output


Ordering Information

Type No.	Cycle time	Package
HM6788HAP-12	12 ns	300-mil 22-pin plastic DIP
HM6788HAP-15	15 ns	(DP-22NB)


Pin Description

Pin name	Function
A0 – A13	Address input
I/O1 – I/O4	Data input/output
WE	Write enable
CS	Chip select
V _{SS}	Ground
V _{CC}	Supply voltage

Pin Arrangement



Block Diagram



Truth Table

Input

CS	WE	Output	Mode	V _{CC} current	Ref. cycle
Н	X	High-Z	Not selected	I _{SB} , I _{SB1}	
L	Н	Dout	Read	I _{CC} , I _{CC1}	Read cycle (1), (2)
L	L	High-Z	Write	l _{CC} , l _{CC1}	Write cycle (1), (2)

Absolute Maximum Rating

Item	Symbol	Rating	Unit
Terminal voltage to V _{SS} pin	V _T	-0.5 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (Bias)	-10 to +85	°C
Storage temperature range	Tstg	-55 to +125	°C

Recommended DC Operating Conditions $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	٧
	V _{SS}	0.0	0.0	0.0	V
Input high voltage	V _{IH}	2.2		6.0	٧
Input low voltage	V _{IL}	-3.0 ^{*1}		0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5 V

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I _{LI}		<u> </u>	2	μΑ	V_{CC} = 5.5 V, Vin = 0 V to V_{CC}
Output leakage current	I _{LO}	_		10	μΑ	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = 0 \text{ V to } V_{\text{CC}}$
Operating power supply current	Icc			100	mA	$\overline{CS} = V_{IL}, I_{I/O} = 0 \text{ mA}$
Average operating current	l _{CC1}			120	mA	min. cycle, Duty: 100%, I _{I/O} = 0 mA
Standby power supply current	I _{SB}			30	mA	CS = V _{IH} , Vin = V _{IH} or V _{IL}
	I _{SB1}			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ Vin $\le 0.2 \text{ V}$ or Vin $\ge \text{V}_{\text{CC}} - 0.2 \text{V}$
Output low voltage	V _{OL}			0.4	V	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -4 mA

Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Max	Unit	Test condition
Input capacitance	Cin ^{*1}	6	pF	Vin = 0 V
Output capacitance	C _{I/O} *1	10	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.


AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, Ta = 0°C to +70°C, unless otherwise noted.)

Test Conditions

Input pulse levels: V_{SS} to 3.0 V
 Input timing reference levels: 1.5 V

• Output load: See figures

Input rise and fall times: 4 nsOutput reference levels: 1.5 V



Read Cycle

		HM6788HA-12		HM6788HA-15			
Item	Symbol	Min	Max	Min	Max	Unit	
Read cycle time	t _{RC}	12		15	-	ns	
Address access time	t _{AA}		12		15	ns	
Chip select access time	t _{ACS}		12		15	ns	
Chip selection to output in low-Z	t _{LZ} *1, *2	3		5		ns	
Chip deselection to output in high-Z	t _{HZ} *1, *2	0	6	0	6	ns	
Output hold from address change	^t OH	4		4		ns	

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).

Write Cycle


		HM6788HA-12		HM6788HA-15			
Item	Symbol	Min	Max	Min	Max	Unit	
Write cycle time	t _{WC} *1	12		15		ns	
Chip selection to end of write	^t CW	8		10		ns	
Address valid to end of write	t _{AW}	8		10		ns	
Address setup time	t _{AS}	0		0		ns	
Write pulse width	t _{WP}	8		10		ns	
Write recovery time (WE)	t _{WR}	0.5		0.5		ns	
Write recovery time (CS)	^t WR1	1		1		ns	
Data valid to end of write	t _{DW}	6		7		ns	
Data hold time	^t DH	0		0		ns	
Write enable to output in high-Z	t _{WZ} *2, *3	0	6	0	6	ns	
Output active from end of write	t _{OW} *2, *3	3		3	_	ns	

Notes: 1.


- All write cycle timings are referenced from the last valid address to the first transitioning address.
- 2. This parameter is sampled and not 100% tested.
- 3. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).
- 4. If CS goes high simultaneously with WE high, the output remains in a high impedance state.

Timing Waveforms


Read Cycle (-1) *1, *2



Read Cycle (-2) *1, *2




Write Cycle (-1) *1, *2, *3, *4, *5 (WE Controlled)



signals of opposite phase to the outputs must not be applied to them.

5. Output data is the same phase of write data of this write cycle.

Write Cycle (-2) *1, *2, *3 (\overline{CS} Controlled)



65536-Word imes 1-Bit High Speed CMOS Static RAM

The Hitachi HM6287H is a high speed 64K static RAM organized as 64-kword × 1-bit. It realizes high speed access time (25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU. The HM6287H packaged in a 300-mil plastic DIP and SOJ, is available for high density mounting.

Low power version retains the data with battery back up.

Features

- Single 5 V supply and high density 22-pin DIP and 24-pin SOJ
- High speed: Fast access time 25/35/45/55/70 ns (max)
- · Low power

Operation: 300 mW (typ)

Standby: $100 \mu W (typ) / 10 \mu W (typ) (L-version)$


· Completely static memory

No clock or timing strobe required


- · Equal access and cycle times
- · Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L-version)

Pin Arrangement

HM6287P/HP Series




HM6287HJP Series



Ordering Information


Type No.	Access Time	Package	
HM6287P-45	45 ns		
HM6287P-55	55 ns	300-mil	
HM6287P-70	70 ns	22-pin	
HM6287LP-45	45 ns	Plastic DIP	
HM6287LP-55	55 ns	(DP-22N)	
HM6287LP-70	70 ns	(DI -2211)	
HM6287HP-25	25 ns	300-mil	
HM6287HP-35	35 ns	22-pin	
HM6287HLP-25	25 ns	Plastic DIP	
HM6287HLP-35	35 ns	(DP-22NB)	
НМ6287НЈР-25	25 ns		
HM6287HJP-35	35 ns	300-mil	
HM6287HLJP-25	25 ns	24-pin SOJ	
HM6287HLJP-35	35 ns	(CP-24D)	



Pin Description

Pin Name	Function
A0 – A15	Address
Din	Input
Dout	Output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground

Block diagram



Function Table

CS	WE	Mode	Vcc Current	Dout Pin	Ref. Cycle
Н	×	Standby	Isb, Isbi	High-Z	
L	Н	Read	Icc	Dout	Read cycle 1, 2
L	L	Write	Icc	High-Z	Write cycle 1, 2

Note: ×: H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	VT	-0.5^{*1} to $+7.0$	V
Power dissipation	PT	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	−10 to +85	°C

Note: *1. $V_{T min} = -3.5 V$ for pulse width $\leq 20 \text{ ns}$ (HM6287 Series) $V_{T min} = -2.0 V$ for pulse width $\leq 10 \text{ ns}$ (HM6287H Series)

Recommended DC Operating Conditions ($Ta = 0 \text{ to} + 70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
	Vcc	4.5	5.0	5.5	V
Supply voltage	Vss	0	0	0	V
Input high (logic 1) voltage	Vih	2.2		6.0	V
Input low (logic 0) voltage	VIL	-0.5*1		0.8	V

Note: *1. $V_{IL\,min} = -3.0\,V$ for pulse width $\leq 20\,ns$ (HM6287 Series) $V_{IL\,min} = -2.0\,V$ for pulse width $\leq 10\,ns$ (HM6287H Series)

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

Symbol HM6287			HM6287H				77 0 11 1	
Symbol	Min	Typ*1	Max	Min	Typ*1	Max	Unit	Test Conditions
ILI			2.0			2.0	μА	V _{CC} = Max
								Vin = Vss to Vcc
ILO		-	2.0			2.0	μΑ	$\overline{\text{CS}} = V_{\text{IH}}$
								$V_{I/O} = V_{SS}$ to V_{CC}
Icc		60	100		60	120	mA	$\overline{\text{CS}} = \text{VIL}$
								Iout = 0mA, min cycle
IsB		10	30		15	30	mA	$\overline{\text{CS}} = \text{V}_{\text{IH}}$, min cycle
		0.02	2.0		0.02	2.0	mA	$\overline{\text{CS}} \ge V_{\text{CC-0.2V}}$
Isb1								$0V \le Vin \le 0.2V$ or
		0.02*2	0.1 * 2		0.02 * 2	0.1^{*2}	mA	Vcc -0.2 $V \leq Vin$
$ m V_{OL}$			0.4			0.4	V	IoL = 8 mA
Vон	2.4			2.4			V	Iон = -4.0 mA
	Icc ISB ISB1 VOL	ILI — ILO — ISB — ISB —	Nin Typ*1	Min Typ*1 Max ILI	Not Not	Min Typ*1 Max Min Typ*1 ILI 2.0 ILI 60 100 - 60 ISB - 10 30 - 15 ISB1 - 0.02 2.0 - 0.02 Vol 0.4	Note	Symbol Min Typ*1 Max Min Typ*1 Max Unit ILI — — 2.0 — — 2.0 μA ILO — — 2.0 — — 2.0 μA Icc — 60 100 — 60 120 mA Isb — 10 30 — 15 30 mA Isb — 0.02 2.0 — 0.02 2.0 mA Isb — 0.02*2 0.1*2 — 0.02*2 0.1*2 mA Vol — 0.04 — 0.04 V

- Notes: *1. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_a = 25^{\circ}\text{C}$ and specified loading.
 - *2. This characteristics is guaranteed only for L-version.

Capacitance (Ta = 25°C, f = 1.0 MHz)*1

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin		-	6	pF	Vin = 0 V
Output capacitance	Cout			8	pF	Vout = 0 V


Note: *1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, VCC = 5 V ± 10 %, unless otherwise noted.) **Test Conditions**

Input pulse levels: Vss to 3.0 V

Input rise and fall times: 5 ns

- Input and Output timing reference levels: 1.5 V
- · Output load: See figures




Note:

Including scope & jig


Read Cycle

Item		HM628	HM6287H-25		HM6287H-35		HM6287-45		HM6287-55		HM6287-70		Notes
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	- Unit	110103
Read cycle time	trc	25		35		45		55		70		ns	5
Address access time	tAA		25		35		45		55		70	ns	
Chip select access time	tACS		25		35		45		55		70	ns	
Output hold from address change	tOH	3		5		5		5		5		ns	
Chip selection to output in low-Z	tLZ*1	5		5		5		5		5		ns	1,6,7
Chip deselection to output in high-Z	tHZ*1	0	12	0	20	0	30	0	30	0	30	ns	1,6,7
Chip selection to power up time	tPU	0		0		0		0		0		ns	7
Chip deselection to power down time	tPD		25		30		40		40		40	ns	7

Read Timing Waveform (1) *2,*3,*5



Read Timing Waveform (2)*2,*4




- Notes: *1. Transition is measured ± 200 mV from steady state voltage with Load (B).
 - *2. WE is high for read cycle.
 - *3. Device is continuously selected, $\overline{CS} = VIL$.
 - *4. Address valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - *5. All read cycle timing are referenced from last valid address to the first transitioning address.
 - *6. At any given temperature and voltage condition, thz max. is less than tLz min. both for a given device and from device to device.
 - *7. This parameter is sampled and not 100% tested.


Write Cycle

Item	Symbol	HM62	87H-25	HM6287H-35	HM6287-45	HM6287-55	HM6287-70		
110111	Symbol -	Min	Max	Min Max	Min Max	Min Max	Min Max	— Unit	Notes
Write cycle time	twc	25		35 —	45 —	55 —	70 —	ns	6
Chip selection to end of write	tcw	20		30 —	40 —	50 —	55 —	ns	
Address valid to end of write	t _{AW}	20		30 —	40 —	50 —	55 —	ns	
Address setup time	tas	0		0 —	0 —	0 —	0 —	ns	
Write pulse width	twp	20		30 —	25 —	35	40 —	ns	
Write recovery time	twr	0		0 —	0 —	0 —	0	ns	
Data valid to end of write	t_{DW}	15	_	20 —	25	25 —	30 —	ns	
Data hold time	t _{DH}	0		0 —	0 —	0	0 —	ns	
Write enabled to output in high-Z	twz *1	0	8	0 10	0 25	0 25	0 30	ns	1
Output active from end of write	tow * 1	5		5 —	0 —	0 —	0 —	ns	1

Write Timing Waveform (1) (WE controlled)



Write Timing Waveform (2) (CS Controlled)



- *1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- *2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (twp)
- *3. two is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- *4. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
- *5. Dout is the same phase of write data of this write cycle, if twn is long enough.
- *6. All write cycle timings are referenced from the last valid address to first transitioning address.


Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

(This specification is guaranteed only for L-version.)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Vcc for data retention	V _{DR}	2.0			V	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V}$
Data retention current	ICCDR			50*2	μΑ	$Vin \ge Vcc - 0.2 \text{ V or}$
				35*3		$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Chip deselect to data retention time	tcdr	0		_	ns	
Operation recovery time	tr	trc*1			ns	See retention waveform

- Notes: *1. trc = Read cycle time
 - *2. Vcc = 3.0 V
 - *3. Vcc = 2.0 V

Low Vcc Data Retention Timing Waveform



65536-word × 1-bit High Speed Static Random Access Memory

Features

- 65536-word × 1-bit organization
- 1.3 µm Hi-BiCMOS process
- · Super fast
 - Access time: 12/15 ns (max)
- Low power dissipation (DC) operating: 300 mW (typ)
- +5 V single supply
- Completely static memory no clock or timing strobe required
- Fully TTL compatible input and output


Ordering Information

Type No.	Cycle time	Package
HM6787HAP-12	12 ns	300-mil 22-pin plastic DIP
HM6787HAP-15	15 ns	(DP-22NB)
HM6787HAJP-12	12 ns	300-mil 24-pin plastic SOJ
HM6787HAJP-15	15 ns	(CP-24D)


Pin Description

Pin name	Function
A0 – A15	Address input
Din	Data input
Dout	Data output
WE	Write enable
CS	Chip select
V _{SS}	Ground
V _{CC}	Supply voltage

Pin Arrangement



Block Diagram



Truth Table

Input

CS	WE	Output	Mode	V _{CC} current
Н	X	High-Z	Not selected	I _{SB} , I _{SB1}
L	Н	Dout	Read	I _{CC} , I _{CC1}
L	L	High-Z	Write	lcc, lcc1

Absolute Maximum Rating

Item	Symbol	Rating	Unit	
Terminal voltage to V _{SS} pin	V _T	-0.5 to +7.0	V	
Power dissipation	P _T	1.0	W	
Operating temperature range	Topr	0 to +70	°C	
Storage temperature range (with bias)	Tstg (Bias)	-10 to +85	°C	
Storage temperature range	Tstg	-55 to +125	°C	

Recommended DC Operating Conditions $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0.0	0.0	0.0	V
Input high voltage	V _{IH}	2.2		6.0	V
Input low voltage	V _{IL}	-3.0 ^{*1}		0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5 V

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I _{LI}	_		2	μΑ	V_{CC} = 5.5 V, Vin = 0 V to V_{CC}
Output leakage current	I _{LO}			10	μΑ	CS = V _{IH} , Vout = 0 V to V _{CC}
Operating power supply current	lcc			100	mA	CS = V _{IL} , lout = 0 mA
Average operating current	l _{CC1}	_		120	mA	min. cycle, Duty: 100%, lout = 0 mA
Standby power supply current	I _{SB}			30	mA	$\overline{\text{CS}} = V_{\text{IH}}$, $V_{\text{II}} = V_{\text{IH}}$ or V_{IL}
	I _{SB1}	-		10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ Vin $\le 0.2 \text{ V}$ or Vin $\ge \text{V}_{\text{CC}} - 0.2 \text{V}$
Output low voltage	V _{OL}			0.4	٧	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -4 mA

Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Max	Unit	Test condition
Input capacitance	C _{IN} *1	6	pF	Vin = 0 V
Output capacitance	C _{OUT} *1	10	pF	Vout = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, Ta = 0°C to +70°C, unless otherwise noted.)

Test Conditions


• Input pulse levels: V_{SS} to 3.0 V

• Input timing reference levels: 1.5 V

• Output load: See figures

• Input rise and fall times: 4 ns

• Output reference levels: 1.5 V



Read Cycle

		HM678	37HA-12	HM678		
Item	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	12		15		ns
Address access time	t _{AA}	_	12		15	ns
Chip select access time	t _{ACS}		12		15	ns
Output hold from address change	toH	4		4		ns
Chip selection to output in low-Z	t _{LZ} *1, *2	3		5		ns
Chip deselection to output in high-Z	t _{HZ} *1, *2	0	6	0	6	ns

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).


Write Cycle

Item	Symbol	HM6787HA-12		HM6787HA-15		
		Min	Max	Min	Max	Unit
Write cycle time	t _{WC} *1	12		15		ns
Chip selection to end of write	^t cw	8		10		ns
Address valid to end of write	t _{AW}	8		10		ns
Address setup time	t _{AS}	0		0		ns
Write pulse width	t _{WP}	8		10		ns
Write recovery time (WE)	twR	0.5	_	0.5		ns
Write recovery time (CS)	t _{WR1}	1		1		ns
Data valid to end of write	t _{DW}	7		8		ns
Data hold time	^t DH _	0		0		ns
Write enable to output in high-Z	t _{WZ} *2, *3	0	6	0	6	ns
Output active from end of write	t _{OW} *2, *3	3		3		ns


- Notes: 1. All write cycle timings are referenced form the last valid address to the first transitioning address.
 - 2. This parameter is sampled and not 100% tested.
 - 3. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).
 - 4. If $\overline{\text{CS}}$ goes high simultaneously with $\overline{\text{WE}}$ high, the output remains in a high impedance state.

Timing Waveforms


Read Cycle $(-1)^{*1}$, *2




Read Cycle (-2)*1, *2, *3



Write Cycle $(-1)^{*1}$ ($\overline{\text{WE}}$ Controlled)



Write Cycle $(-2)^{*1}$ (\overline{CS} Controlled)



32768-word x 8-bit High Speed CMOS Static RAM

■ FEATURES

- High Speed: Fast Access Time 85/100/120/150ns (max.)
- Low Power Standby and Low Power Operation;
 Standby: 200μW (typ)/10μW (typ) (L-/L-SL version),

Operation: 40mW (typ.) (f = 1MHz)

- Single 5V Supply
- Completely Static RAM: No clock or Timing Strobe Required
- Equal Access and Cycle Time
- Common Data Input and Output, Three-state Output
- Directly TTL Compatible: All Input and Output
- Capability of Battery Back Up Operation (L-/L-SL version)


■ ORDERING INFORMATION

Type No.	Access Time	Package
HM62256P-8	85ns	
HM62256P-10	100ns	
HM62256P-12	120ns	
HM62256P-15	150ns	
HM62256LP-8	85 ns	
HM62256LP-10	100ns	600 mil 28 pin
HM62256LP-12	120ns	Plastic DIP
HM62256LP-15	150ns	
HM62256LP-10SL	100ns	
HM62256LP-12SL	120ns	
HM62256LP-15SL	150ns	
HM62256FP-8T	85ns	
HM62256FP-10T	100ns	
HM62256FP-12T	120ns	·
HM62256FP-15T	150ns	
HM62256LFP-8T	85 ns	
HM62256LFP-10T	100ns	28 pin
HM62256LFP-12T	120ns	Plastic SOP
HM62256LFP-15T	150ns	Flastic SOP
HM62256LFP-10SLT	100ns	
HM62256LFP-12SLT	120ns	
HM62256LFP-15SLT	150ns	


■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin with relative to V_{SS}	V_T	-0.5 ^{*1} to +7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Temperature Under Bias	Tbias	-10 to +85	°C


Note) *1. -3.0V for pulse width ≤ 50 ns



■ PIN ARRANGEMENT



■ BLOCK DIAGRAM



TRUTH TABLE

CS	ŌE	WE	Mode	V _{CC} Current	I/O Pin	Reference Cycle
Н	×	×	Not Selected	I_{SB}, I_{SB1}	High Z	_
L	L	Н	Read	I _{CC}	Dout	Read Cycle No. 1~3
L	Н	L	Write	I _{CC}	Din	Write Cycle No. 1
L	L	L	Write	I _{CC}	Din	Write Cycle No. 2

X means H or L

RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	min.	typ.	max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input Voltage	V_{IH}	2.2		6.0	V
input voltage	V_{IL}	-0.5 ^{*1}	-	0.8	V

Note) *1. -3.0V for pulse width ≤ 50 ns

DC AND OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to +70°C)

Item		Symbol	Test Condition	min	typ*1	max	Unit
Input Leakage Current		$ I_{LI} $	$V_{IN} = V_{SS}$ to V_{CC}		_	2	μА
Output Leakage	Current	$ I_{LO} $	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH} \text{ or } \overline{\text{WE}} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC}$	_	_	2	μА
Operating Power	Supply Current	ICC	$\overline{\text{CS}} = V_{IL}, I_{I/O} = 0 \text{mA}$	_	8	15	mA
Average	HM62256-8			_	50	70	
Operating	HM62256-10		Mis Cools date 100g GO V		40	70	
	HM62256-12	ICC1	Min. Cycle, duty=100%, $\overline{\text{CS}}=V_{\text{IL}}$, $I_{I/O}=0\text{mA}$	Mili. Cycle, duty-100%, CS=V _{IL} , I _{I/O} =0mA - 35	35	70	mA
Supply Current	HM62256-15				33	70	
		I _{CC2}	$\overline{\text{CS}} = V_{IL}, V_{IH} = V_{CC}, V_{IL} = 0 \text{V}, I_{I/O} = 0 \text{mA} f = 1 \text{MHZ}$	-	8	15	mA
		I _{SB}	$\overline{\text{CS}} = V_{IH}$		0.5	3	mA
Standby Power S	ower Supply Current		$\overline{\text{CS}} \ge V_{CC}$ -0.2V, 0V $\le V_{IN}$		0.04	2	mA
		I _{SB1}			2*2	100*2	
				_	2*3	50*3	μА
			<i>I_{OL}</i> = 2.1 mA	_	_	0.4	V
Output Voltage		V _{OH}	<i>I_{OH}</i> =−1.0mA	2.4	-	_	V
Notes) *1 Typical values are at Voc-5 OV T = 25°C and annoised by the							

*1. Typical values are at V_{CC} = 5.0V, T_a = 25°C and specified loading. *2. This characteristics is guaranteed only for L-version. *3. This characteristics is guaranteed only for L-SL version.

CAPACITANCE $(T_a = 25^{\circ}\text{C}, f = 1 \text{MHz})$

Item	Symbol	Test Condition	typ.	max.	Unit
Input Capacitance	Cin	$V_{in} = 0V$	_	6	pF
Input/Output Capacitance	$C_{I/O}$	V _{I/O} =0V	-	8	pF

Note) This parameter is sampled and not 100% tested.

■ AC CHARACTERISTICS (V_{CC} = 5V± 10%, T_a = 0 to +70°C unless otherwise noted)

AC Test Conditions


- O Input pulse levels: 0.8V to 2.4V
- O Input and Output timing reference levels: 1.5V
- O Input rise and fall times: 5ns
- Output load: 1TTL Gate and C_L (100pF)

(Including scope and jig)


• Read Cycle

	C11	HM62	256-8	HM62	256-10	HM62	256-12	HM62	256-15	Unit
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	Onit
Read Cycle Time	tRC	85	_	100	-	120	-	150		ns
Address Access Time	t _A A	_	85	_	100	-	120		150	ns
Chip Select Access Time	tACS	_	85	_	100	_	120	_	150	ns
Output Enable to Output Valid	tOE		45	_	50	-	60	_	70	ns
Output Hold from Address Change	tOH.	5	-	10	_	10	_	10		ns
Chip Selection to Output in Low Z	tCLZ	10	-	10	-	10	_	10	_	ns
Output Enable to Output in Low Z	tOLZ	5	_	5	_	5		5		ns
Chip Deselection to Output in High Z	tCHZ	0	30	0	35	0	40	0	50	ns
Output Disable to Output in High Z	tOHZ	0	30	0	35	0	40	0	50	ns


• Timing Waveform of Read Cycle No. 1^[1]



• Timing Waveform of Read Cycle No. 2^{[1][2][4]}



• Timing Waveform of Read Cycle No. 3^{[1][3][4]}




Notes) 1. WE is High for Read Cycle.

2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address Valid prior to or coincident with \overline{CS} transition Low.
4. $\overline{OE} = V_{IL}$.


Write Cycle

Item	Symbol	HM62	2256-8	HM62	256-10	HM62	256-12	HM62	256-15	11.14
	5,	min.	max.	min.	max.	min.	max.	min.	max.	Unit
Write Cycle Time	twc	85	_	100	-	120	_	150	_	ns
Chip Selection to End of Write	tCW	75	_	80	_	85	_	100	_	ns
Address Valid to End of Write	t _{AW}	75		80	_	85	-	100		ns
Address Set Up Time	tAS	0	-	0	_	0	_	0	_	ns
Write Pulse Width	tWP	60	_	60	_	70	-	90	_	ns
Write Recovery Time	tWR	10	_	0	-	0		0	_	ns
Write to Output in High Z	tWHZ	0	30	0	35	0	40	0	50	ns
Data to Write Time Overlap	tDW	40	-	40	_	50	_	60		ns
Data Hold from Write Time	^t DH	0	_	0	_	0	-	0	_	ns
Output Disable to Output in High Z	^t OHZ	0	30	0	35	0	40	0	50	ns
Output Active from End of Write	tow	5	-	5	_	5	_	5		ns

Timing Waveform of Write Cycle No. 1 (OE Clock)



Timing Waveform of Write Cycle No. 2^[5] (OE Low Fixed)



Notes: 1. A write occurs during the overlap (t_{WP}) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.

2. t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.

3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied

4. If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.

5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$

6. Dout is in the same phase of written data of this write cycle.

7. Dout is the read data of next address.

8. If \overline{CS} is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O Pins.


■ LOW V_{CC} DATA RETENTION CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

(This characteristics is guaranteed only for L-and L-SL version)

Item	Symbol	Test Conditions	min.	typ.	max.	Unit
V _{CC} for Date Retention	V_{DR}	$\overline{\text{CS}} \ge V_{CC} - 0.2 \text{V}$	2.0	_	_	V
	_	V_{CC} = 3.0V, $\overline{\text{CS}} \ge 2.8\text{V}$	_	_	50*2	4
Data Retention Current	ICCDR	$0V \leq V_{in}$			10*3	μΑ
Chip Deselect to Data Retention Time	t _{CDR}	See Retention Waveform	0	_		ns
Operation Recovery Time	t_R	See Retention wavelorm	t_{RC*^1}	_	_	ns


Note) *1. t_{RC} = Read Cycle Time *2. This characteristic is guaranteed only for L-version, $20\mu A$ max. at T_a = 0 to 40°C. *3. This characteristic is guaranteed only for L-SL version, $3\mu A$ max. at T_a = 0 to 40°C.

Low V_{CC} Data Retention Waveform




In Data Retention Mode, \overline{CS} controls the Address, \overline{WE} , \overline{OE} , and Din Buffers. Vin for these inputs can be in Note) high impedance state in data retention mode.


SUPPLY CURRENT vs. SUPPLY VOLTAGE (1)




SUPPLY CURRENT vs. AMBIENT TEMPERATURE (1)




SUPPLY CURRENT vs. SUPPLY VOLTAGE (2)




SUPPLY CURRENT vs. AMBIENT TEMPERATURE (2)




SUPPLY CURRENT vs. SUPPLY VOLTAGE (3)




SUPPLY CURRENT vs. AMBIENT TEMPERATURE (3)




ACCESS TIME vs. SUPPLY VOLTAGE




ACCESS TIME VS. AMBIENT TEMPERATURE




STANDBY CURRENT vs. SUPPLY VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE




SUPPLY CURRENT vs. FREQUENCY (READ)




SUPPLY CURRENT vs. FREQUENCY (WRITE)




INPUT LOW VOLTAGE vs. SUPPLY VOLTAGE




INPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE




OUTPUT CURRENT vs. OUTPUT VOLTAGE



OUTPUT CURRENT vs. OUTPUT VOLTAGE



ACCESS TIME vs. LOAD CAPACITANCE



32,768-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM62256A is a CMOS static RAM organized 32-kword \times 8-bit. It realizes higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology. The device, packaged in a 8 \times 14 mm TSOP with thickness of 1.2 mm, 450-mil SOP (foot print pitch width), 600-mil plastic DIP, or 300-mil plastic DIP, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided. It offers low power standby power dissipation; therefore, it is suitable for battery back up system.

Features

- High speed: Fast Access time 85/100/120/150 ns (max)
- Low Power
 Standby: 5 μW (typ) (L/L-SL version)
 Operation: 40 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation


Ordering Information

Type No.	Access time	Package
HM62256AP-8	85 ns	600-mil
HM62256AP-10	100 ns	28-pin
HM62256AP-12	120 ns	plastic DIP
HM62256AP-15	150 ns	(DP-28)
HM62256ALP-8	85 ns	
HM62256ALP-10	100 ns	
HM62256ALP-12	120 ns	
HM62256ALP-15	150 ns	
HM62256ALP-8SL	85 ns	
HM62256ALP-10SL	100 ns	
HM62256ALP-12SL	120 ns	
HM62256ALP-15SL	150 ns	
HM62256ASP-8	85 ns	300-mil
HM62256ASP-10	100 ns	28-pin
HM62256ASP-12	120 ns	plastic DIP
HM62256ASP-15	150 ns	(DP-28NA)
HM62256ALSP-8	85 ns	
HM62256ALSP-10	100 ns	
HM62256ALSP-12	120 ns	
HM62256ALSP-15	150 ns	
HM62256ALSP-8SL	85 ns	
HM62256ALSP-10SL	100 ns	
HM62256ALSP-12SL	120 ns	
HM62256ALSP-15SL	150 ns	
HM62256AFP-8T	85 ns	450-mil
HM62256AFP-10T	100 ns	28-pin
HM62256AFP-12T	120 ns	plastic SOP
HM62256AFP-15T	150 ns	(FP-28DA)
HM62256ALFP-8T	85 ns	
HM62256ALFP-10T	100 ns	
HM62256ALFP-12T	120 ns	
HM62256ALFP-15T	150 ns	
HM62256ALFP-8SLT	85 ns	
HM62256ALFP-10SLT	100 ns	
HM62256ALFP-12SLT	120 ns	
HM62256ALFP-15SLT	150 ns	

TSOP Series

	$8 \text{ mm} \times 14 \text{ mm}$	HM62256ALR-8	85 ns	8 mm × 14 mm
s	32-pin TSOP	HM62256ALR-10	100 ns	32-pin TSOP
s	(normal type)	HM62256ALR-12	120 ns	(reverse type)
s	(TFP-32DA)	HM62256ALR-15	150 ns	(TFP-32DAR)
		HM62256ALR-8SL	85 ns	
s		HM62256ALR-10SL	100 ns	
s		HM62256ALR-12SL	120 ns	
s		HM62256ALR-15SL	150 ns	
	s s s s s	s 32-pin TSOP s (normal type) s (TFP-32DA)	S 32-pin TSOP HM62256ALR-10 S (normal type) HM62256ALR-12 HM62256ALR-15 HM62256ALR-8SL HM62256ALR-10SL HM62256ALR-12SL	S 32-pin TSOP HM62256ALR-10 100 ns S (normal type) HM62256ALR-12 120 ns S (TFP-32DA) HM62256ALR-15 150 ns HM62256ALR-8SL 85 ns S HM62256ALR-10SL 100 ns S HM62256ALR-12SL 120 ns


Pin Arrangement



Pin Description

Symbol	Function	Symbol	Function
A0 – A14	Address	OE OE	Output enable
I/O0 — I/O7	Input/output	NC	No connection
CS	Chip select	V _{CC}	Power supply
WE	Write enable	V _{SS}	Ground

Block Diagram



Function Table

WE	CS	ŌĒ	Mode	V _{CC} current	I/O pin	Ref. cycle
X	Н	Х	Not selected	I _{SB} , I _{SB1}	High-Z	
Н	L	Н	Output disable	lcc	High-Z	
Н	L	L	Read	lcc	Dout	Read cycle (1)–(3)
L	L	Н	Write	lcc	Din	Write cycle (1)
L	L	L	Write	Icc	Din	Write cycle (2)

Note: X: H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to + 70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note: 1. $V_T \min = -3.0 \text{ V for pulse half-width} \le 50 \text{ ns}$

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	٧	
Input high (logic 1) voltage	V _{IH}	2.2		6.0	V	-
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}		0.8	V	***************************************

Note: 1. $V_{IL} min = -3.0 V$ for pulse half-width $\leq 50 ns$

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	الياا			1	μА	Vin = V _{SS} to V _{CC}
Output leakage current	ll _{LO}			1	μА	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}},$ $\text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating V _{CC} current	Icc		8	15	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}$, others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}$ lout = 0 mA
	I _{CC1}		40	70	mA	min cycle, duty = 100%, $I_{I/O}$ = 0 mA $\overline{CS} = V_{IL}$, others = V_{IH}/V_{IL}
	I _{CC2}		8	15	mA	Cycle time = 1 μ s, I _{I/O} = 0 mA \overline{CS} = V _{IL} , V _{IH} = V _{CC} , V _{IL} = 0
Standby V _{CC} current	I _{SB}		0.5	3	mA	CS = V _{IH}
	I _{SB1}		0.02	2	mA	Vin ≥ 0 V
			1*2	100*2	μΑ	- CS ≥ V _{CC} -0.2 V
			1*3	50 ^{*3}	μΑ	
Output low voltage	V _{OL}	_		0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	2.4			V	I _{OH} = -1.0 mA

Notes: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, Ta = +25°C and not guaranteed. 2. This characteristics is guaranteed only for L-version.

3. This characteristics is guaranteed only for L-SL version.

Capacitance (Ta = 25°C, f = 1 MHz)*1

Item	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin			6	pF	Vin = 0 V
Input/output capacitance	C _{I/O}			8	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

• Input pulse levels: 0.8 V to 2.4 V

• Input and output timing reference levels: 1.5 V


• Input rise and fall times: 5 ns

• Output load: 1 TTL Gate + C_L (100 pF) (Including scope & jig)


Read Cycle

		HM62	256 A -8	HM62	256 A -10	HM62	256A-12	HM622	256A-15		
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read cycle time	t _{RC}	85		100		120		150		ns	
Address access time	t _{AA}		85		100		120		150	ns	
Chip select access time	tACS		85		100		120		150	ns	
Output enable to output valid	t _{OE}		45		50		60		70	ns	
Chip selection to output in low-Z	^t CLZ	10		10		10		10		ns	2
Output enable to output in low-Z	^t OLZ	5		5		5		5		ns	2
Chip deselection to output in high-Z	tcHZ	0	30	0	35	0	40	0	50	ns	1, 2
Output disable to output in high-Z	^t OHZ	Q	30	0	35	0	40	0	50	ns	1, 2
Output hold from address change	tон	5		10		10		10		ns	


Read Timing Waveform (1) *3



Read Timing Waveform (2) *3 *4 *6



Read Timing Waveform (3) *3 *5 *6




Notes:

- t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. This parameter is sampled and not 100% tested.
- 3. WE is high for read cycle.
- 4. Device is continuously selected, \$\overline{CS} = V_{|\overline{L}|}\$.
 5. Address Valid prior to or coincident with \$\overline{CS}\$ transition Low.
- 6. $\overline{OE} = V_{IL}$.


Write Cycle

		HM62256A-8 HM62256A-10		HM62256A-12		HM62256A-15					
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit Note	Note
Write cycle time	twc	85		100		120		150		ns	
Chip selection to end of write	tcw	75	-	80		85		100		ns	2
Address setup time	t _{AS}	Ò		0	<u></u>	0		0		ns	3
Address valid to end of write	^t AW	75	-	80		85		100		ns	
Write pulse width	t _{WP}	55		60		70		90		ns	1
Write recovery time	t _{WR}	0		0		0		0		ns	4
WE to output in high-Z	t _{WHZ}	0	30	0	35	0	40	0	50	ns	10
Data to write time overlap	t _{DW}	40		, 40	_	50	-	60		ns	
Data hold from write time	t _{DH}	0		0		0		0		ns	
Output active from end of write	t _{OW}	5		5		5		5		ns	10
Output disable to output in high-Z	tOHZ	0	30	0	35	0	40	0	50	ns	10, 11

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fixed)




- Notes: 1. A write occurs during the overlap (tWP) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. A write begins at the later transition of CS going low or WE going low. A write ends at the earlier transition of CS going high or WE going high. twp is measured from the beginning of write to the end of write.
 - 2. t_{CW} is measured from $\overline{\text{CS}}$ going low to the end of write.
 - 3. t_{AS} is measured from the address valid to the beginning of write.
 - 4. t_{WR} is measured from the earlier of WE or CS going high to the end of write cycle.
 - 5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
 - 6. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output remain in a high impedance state.
 - 7. Dout is the same phase of the write data of this write cycle.
 - 8. Dout is the read data of next address.
 - 9. If CS is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the output must not be applied to them.
 - 10. This parameter is sampled and not 100% tested.
 - 11. t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

Low V_{CC} **Data Retention Characteristics** (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L/L-SL version.

Item	Symbol	Min	Typ*1	Max	Unit	Test conditions
V _{CC} for data retention	V _{DR}	2			٧	<u>CS</u> ≥ V _{CC} –0.2 V, Vin ≥ 0 V
Data retention current	ICCDR		0.5	30 ^{*2}	μΑ	V _{CC} = 3.0 V, Vin ≥ 0 V
			0.5	10 ^{*3}	μΑ	
Chip deselect to data retention time	t _{CDR}	0		Politorina	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *4			ns	

Low V_{CC} Data Retention Timing Waveform



Notes: 1 Typical values are at $V_{CC} = 3.0 \text{ V}$, Ta = +25°C and not guaranteed.


- 2. 20 μ A max at Ta = 0 to +40°C. (only for L-version)
- 3. $3 \mu A \text{ max at Ta} = 0 \text{ to } +40 ^{\circ}\text{C}$. (only for L-SL version)
- 4. t_{RC} = read cycle time. (The transient time from V_{DR} to operating voltage must be more than 5 ms.) When this transient time is less than 5 ms, t_R must be 5 ms or more.
- 5. $\overline{\text{CS}}$ controls address buffer, $\overline{\text{WE}}$ buffer, $\overline{\text{OE}}$ buffer, and Din buffer. If $\overline{\text{CS}}$ controls data retention mode, Vin levels (address, $\overline{\text{WE}}$, $\overline{\text{OE}}$, I/O) can be in the high impedance state.

32768-Word imes 8-Bit High Speed CMOS Static RAM

Features

- High speed: Fast access time 25/35/45 ns (max)
- Low power
 - Active: 300 mW (typ)
 - Standby: 10 µW (typ) (L-version)
- Single 5 V supply
- Completely static memory No clock or timing strobe required
- Equal access and cycle times
- Common data input and output Three state output
- Directly TTL compatible All inputs and outputs

Pin Arrangement




Ordering Information

Type No.	Access time	Package
HM62832HP-25 HM62832HP-35 HM62832HP-45	25 ns 35 ns 45 ns	300-mil 28-pin plastic DIP (DP-28NA)
HM62832HLP-25 HM62832HLP-35 HM62832HLP-45	25 ns 35 ns 45 ns	
HM62832HJP-25 HM62832HJP-35 HM62832HJP-45	25 ns 35 ns 45 ns	300-mil 28-pin plastic SOJ (CP-28DN)
HM62832HLJP-25 HM62832HLJP-35 HM62832HLJP-45	35 ns	

Pin Description

Pin name	Function
A0 – A14	Address
1/00 – 1/07	Input/output
CS	Chip select
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note: 1. -2.5 V for pulse width ≤ 10 ns

Function Table

CS	ŌĒ	WE	Mode	V _{CC} current	I/O pin	Ref. cycle
Н	Х	Х	Not selected	I _{SB} , I _{SB1}	High Z	
L	L	Н	Read	lcc	Dout	Read cycle (1) to (3)
L	Н	L	Write	lcc	Din	Write cycle (1)
L	L	L		Icc	Din	Write cycle (2)

Note: 1. X: H or L

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2		6.0	V
	V _{IL}	-0.5 ^{*1}		0.8	V

Note: 1. -2.0 V for pulse width $\leq 10 \text{ ns}$

DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	I _{LI}			2	μΑ	Vin = V _{SS} to V _{CC}	
Output leakage current	ll _{LO} l			2	μА	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL},$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	
Operating power supply current	lcc		60	120	mA	Min cycle, duty = 100%, $\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{mA}$	
Standby power supply current	I _{SB}		15	30	mA	CS = V _{IH}	
Standby power supply current	I _{SB1}		0.02	2	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}$ 0 V < Vin < 0.2 V or	
Corrent			0.002	0.1	mA	$Vin \ge V_{CC} - 0.2 \text{ V}$	L-version
Output voltage	V _{OL}			0.4	V	I _{OL} = 8 mA	
	V _{OH}	2.4	_		٧	I _{OH} = -4 mA	

Note: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading.

Capacitance (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin	_		6	pF	Vin = 0 V
Input/output capacitance	C _{I/O}			10	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.


AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, unless otherwise noted.)

Test Conditions

Input pulse levels: 0.0 V to 3.0 VInput rise and fall times: 5 ns

• Input and output timing reference levels: 1.5 V

· Output load: See figures



Read Cycle


	HM62	832H-25	HM62	832H-35	HM62	832H-45	
Symbol	Min	Max	Min	Max	Min	Max	Unit
t _{RC}	25		35		45		ns
t _{AA}		25		35		45	ns
t _{ACS}		25		35		45	ns
tOE	-	12		15		20	ns
^t OH	5		5		5		ns
t _{CLZ}	5		5		5		ns
toLZ	0	. —	0		0		ns
^t CHZ	0	12	0	15	0	20	ns
^t OHZ	0	12	0	15	0	20	ns
	t _{AC} t _{AA} t _{ACS} t _{OE} t _{OH} t _{CLZ} t _{CHZ}	Symbol Min t _{RC} 25 t _{AA} — t _{ACS} — t _{OE} — t _{OH} 5 t _{CLZ} 5 t _{OLZ} 0 t _{CHZ} 0	Symbol Min Max t _{RC} 25 — t _{AA} — 25 t _{ACS} — 25 t _{OE} — 12 t _{OH} 5 — t _{OLZ} 5 — t _{OLZ} 0 — t _{CHZ} 0 12	Symbol Min Max Min t _{RC} 25 — 35 t _{AA} — 25 — t _{ACS} — 25 — t _{OE} — 12 — t _{OH} 5 — 5 t _{CLZ} 5 — 5 t _{OLZ} 0 — 0 t _{CHZ} 0 12 0	Symbol Min Max Min Max t _{RC} 25 — 35 — t _{AA} — 25 — 35 t _{ACS} — 25 — 35 t _{OE} — 12 — 15 t _{OH} 5 — 5 — t _{CLZ} 5 — 5 — t _{OLZ} 0 — 0 — t _{CHZ} 0 12 0 15	Symbol Min Max Min Max Min t _{AC} 25 — 35 — 45 t _{AA} — 25 — 35 — t _{ACS} — 25 — 35 — t _{OE} — 12 — 15 — t _{OH} 5 — 5 — 5 t _{CLZ} 5 — 5 — 5 t _{OLZ} 0 — 0 — 0 t _{CHZ} 0 12 0 15 0	Symbol Min Max Min Max Min Max t _{RC} 25 — 35 — 45 — t _{AA} — 25 — 35 — 45 t _{ACS} — 25 — 35 — 45 t _{OE} — 12 — 15 — 20 t _{OH} 5 — 5 — 5 — t _{CLZ} 5 — 5 — 5 — t _{CLZ} 0 — 0 — 0 — t _{CHZ} 0 12 0 15 0 20

Write Cycle


		HM62832H-25		HM62832H-35		HM62832H-45		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	tWC	25		35		45		ns
Chip selection to end of write	^t CW	15		20		25		ns
Address valid to end of write	^t AW	20		30		40		ns
Address setup time	t _{AS}	0	-	0		0		ns
Write pulse width	t _{WP}	15		20		25		ns
Write recovery time	t _{WR}	0		0		0		ns
Write to output in high Z	t _{WHZ}	0	12	0	15	0	20	ns
Data to write time overlap	t _{DW}	12		15		20		ns
Data hold from write time	t _{DH}	0		0		0		ns
Output disable to output in high Z	t _{OHZ}	0	12	0	15	0	20	ns
Output active from end of write	tow	5		5		5		ns

Timing Waveforms


Read Cycle Timing-1*1, *2



Read Cycle Timing-2*2, *3, *5




Read Cycle Timing-3*1, *2, *4, *5




- Notes: 1. Transition is measured ± 200 mV from steady state voltage with load (B). This parameter is sampled and not 100% tested.
 - 2. WE is high for read cycle.
 - 3. Device is continuously selected, $\overline{\text{CS}}$ = V_{IL} .
 - 4. Address should be valid prior to or coincident with $\overline{\text{CS}}$ transition low.
 - 5. $\overline{OE} = V_{IL}$.

Write Cycle Timing-1*10



Write Cycle Timing-2*6, *10



Notes: 1. Transition is measured ± 200 mV from high impedance voltage with load (B). This parameter is sampled and not 100% tested.

- 2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- 3. t_{WB} is measured from the ealier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
- 5. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state.
- 6. \overline{OE} is continuously low. ($\overline{OE} = V_{II}$)
- 7. Dout is in the same phase of written data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. The input signals out of phase must not be applied to I/O pins.
- 10. WE must be high during all address transitions except when device is deselected with \overline{CS} .


Low V_{CC} **Data Retention Characteristics** (Ta = 0 to $+70^{\circ}$ C)


This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
V _{CC} for data retention	V _{DR}	2.0			٧	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ - $\text{Vin} \ge \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or}$
Data retention current	ICCDR		1	50 ^{*1}	μΑ	0 V ≤ Vin ≤ 0.2 V
Chip deselect to data retention time	t _{CDR}	0			ns	-
Operation recovery time	t _R	5	·		ms	-


Note: 1. $V_{CC} = 3.0 \text{ V}$

Low $V_{\mbox{\footnotesize CC}}$ Data Retention Timing Waveform












High Level Input Voltage vs. Supply Voltage




High Level Output Current vs. High Level Output Voltage




Low Level Output Current vs. Low Level Output Voltage




Standby Current vs. Ambient Temperature




Standby Current vs. Supply Voltage




Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature




Access Time vs. Supply Voltage



Access Time vs. Load Capacitance





Access Time vs. Ambient Temperature

Supply Current vs. Frequency

32768-word × 8-bit High Speed CMOS Static RAM

Features

• High speed: Fast access time 15/20 ns (max)

• Low Power

Standby: 15 µW (typ) (L version) Operation: 675/600 mW (typ)


- Single 5 V supply
- Completely static memory

 No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs

Ordering Information

Туре No.	Access time	Package	
HM62832UHP-15 HM62832UHP-20	15 ns 20 ns	300-mil 28-pin plastic DIP	
HM62832UHLP-15 HM62832UHLP-20	15 ns 20 ns	(DP-28NA)	
HM62832UHJP-15 HM62832UHJP-20	15 ns 20 ns	300-mil 28-pin plastic SOJ	
HM62832UHLJP-15 HM62832UHLJP-20	15 ns 20 ns	(CP-28DN)	


Pin Arrangement



Pin Description

Symbol	Function			
A0 – A14	Address			
I/O0 – I/O7	Input/output			
CS	Chip select			
WE	Write enable			
OE	Write enable			
V _{CC}	Power supply			
V _{SS}	Ground			

Block Diagram



Function Table

CS	ŌE	WE	Mode	V _{CC} current	I/O pin	Ref. cycle
Н	Х	Х	Standby	I _{SB} , I _{SB1}	High-Z	
L	L	Н	Read	lcc	Dout	Read cycle 1, 2, 3
L	Н	L	Write	lcc	Din	Write cycle 1
L	L	L	Write	lcc	Din	Write cycle 2

Note: X:H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply voltage*1	V _{CC}	-0.5 ^{*2} to +7.0	V
Voltage on any pin relative to V _{SS} *1	V _T	-0.5*2 to V _{CC} +0.5	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. With respect to V_{SS} 2. V_{CC} and V_{T} min = -2.5 V for pulse width \leq 10 ns

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input high (logic 1) voltage	V _{IH}	2.2		V _{CC} +0.5	V
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}		0.8	V

Note: 1. $V_{IL} min = -2.0 V$ for pulse with $\leq 10 ns$

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

Item	Symbol	Min	Typ ^{*1}	Max	Unit	Test conditions	
Input leakage current	I _{LI}			2.0	μΑ	V _{CC} = 5.5 V Vin = V _{SS} to V _{CC}	
Output leakage current	I _{LO}			2.0	μА	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}	
Operating V _{CC} current	l _{CC1} (–15) *	3	135	170	mA	min cycle *2	
	I _{CC2} (–15)		100	120	mA	2x min cycle	
	I _{CC1} (-20)		120	150	mA	min cycle	
	I _{CC2} (-20)		90	110	mA	2x min cycle	
Standby V _{CC} current	I _{SB} (-15)		40	60	mA	$\overline{\text{CS}} = V_{\text{IH}}$, min cycle	
	I _{SB} (–20)	_	30	50			
Standby V _{CC} current (1)	I _{SB1} (L-version)		0.02	2.0	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}$ 0 V \le Vin \le 0.2 V or	
	(L-version)	E-CALLED TO THE PARTY OF THE PA	0.003	0.1		$V_{CC} = 0.2 \text{ V sin}$	
Output low voltage	V _{OL}			0.4	٧	I _{OL} = 8 mA	
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -4.0 mA	

- Notes: 1. Typical limits are at $V_{CC}=5.0$ V, $Ta=25^{\circ}C$ and specified loading. 2. $\overline{CS}=V_{|L}$, lout = 0 mA 3. Access time version

Capacitance $(Ta = 25^{\circ}C, f = 1.0 \text{ MHz})^{*1}$

Item	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin			6	pF	Vin = 0 V
Output capacitance	Cout			10	рF	V _{I/O} = 0 V


1. This parameter is sampled and not 100% tested. Note:

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: V_{SS} to 3.0 V
- Input rise and fall times: 4 ns


- Input and Output timing reference levels: 1.5 V
- Output load: See figures




Read Cycle

		HM62832UH-15		HM62832UH-20		
Item	Symbol	Min	Max	Min	Max	Unit
Read cycle time	^t RC	15		20		ns
Address access time	t _{AA}		15	-	20	ns
Chip select access time	tACS	_	15		20	ns
Chip selection to output in low-Z	t _{CLZ} *1	3		3		ns
Output enable to output valid	toE		8		10	ns
Output enable to output in low-Z	t _{OLZ} *1	0		0		ns
Chip deselection to output in high-Z	t _{CHZ} *1	0	7	0	10	ns
Chip disable to output in high-Z	t _{OHZ} *1	0	7	0	10	ns
Output hold from address change	t _{OH}	3		3		ns
Chip selection to power up time	t _{PU}	0		0		ns
Chip deselection to power down time	t _{PD}		15		20	ns


Read Timing Waveform (1) *1, *2



Read Timing Waveform (2) *1, *2, *3, *5



Read Timing Waveform (3) *1 , *2 , *4 , *5



Notes: 1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

- 2. WE is high for read cycle.
- Device is continuously selected, \$\overline{CS} = V_{|L}\$.
 Address valid prior to or coincident with \$\overline{CS}\$ transition low.
- 5. $\overline{OE} = V_{IL}$.


HM62832UH Series

Write Cycle

		HM628	32UH-15	HM62832UH-20			
Item	Symbol	Min	Max	Min	Max	Unit	
Write cycle time	t _{WC}	15	-	20		ns	
Chip selection to end of write	^t CW	10		12		ns	
Address valid to end of write	t _{AW}	13		15	•	ns	
Address setup time	t _{AS}	0		0		ns	
Write pulse width	t _{WP}	10		12		ns	
Write recovery time	t _{WR}	0		0		ns	
Output disable to output in high-Z*1	^t OHZ	0	7	0	10	ns	
Write to output in high-Z*1	t _{WHZ}	0	7	0	10	ns	
Data to write time overlap	t _{DW}	8		10		ns	
Data hold from write time	^t DH	0		0	_	ns	
Output active from end of write*1	tow	3		3		ns	


HM62832UH Series

Write Timing Waveform (1)



HM62832UH Series

Write Timing Waveform (2) *6



Notes: 1.

- Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
- 2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- 3. t_{WR} is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 5. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$)
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. WE must be high during all address transition except when device is disable with CS.


Low V_{CC} Data Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Тур	Max	Unit	Test conditions
V _{CC} for data retention	V _{DR}	2			٧	$\overline{CS} \ge V_{CC} -0.2V$, - $Vin \ge V_{CC} -0.2 V$ or
Data retention current	ICCDR		2	50 ^{*1}	μΑ	0 V < Vin ≤ 0.2 V
Chip deselect to data retention time	t _{CDR}	0	-		ns	- -
Operation recovery time	t _R	5	-		ms	_

Note: 1. $V_{CC} = 3.0 \text{ V}$

Low V_{CC} Data Retention Timing Waveform



HM67832SH Series

32,768-word × 8-bit High Speed Static Random Access Memory

Features

- 32,768 words × 8 bits organization
- · Directly TTL compatible input and output
- 0.8 µm Hi-BiCMOS process
- +5 V single power supply
- Completely static memory: No clock or timing strobe required
- Low power dissipation (DC) operating: 400 mW typ
- Super fast access time: 10/12 ns (max)

Ordering Information


Type No.	Access Time	Package
HM67832SHJP-10*	10 ns	300 mil 28 pin
HM67832SHJP-12*	12 ns	plastic SOJ (CP-28DN)

^{*}Organization: 32k × 8


Pin Description

Pin Name	Function
A0-A14	Address input
I/O1-I/O8	Data input/output
WE	Write enable
CS	Chip select
ŌĒ	Output enable
V _{SS}	Ground
V _{CC}	Power supply

Pin Arrangement



Block Diagram



Function Table

ı		
ın	nu	т
968	\sim	

IIIPu						
CS	WE	ŌĒ	Output	Mode	V _{CC} Current	Reference Cycle
Н	Х	Х	High Z	Not selected	I _{SB} , I _{SB1}	
L	Н	Н	High Z	Output disable	I _{CC} , I _{CC1}	
L	Н	L	Data out	Read	I _{CC} , I _{CC1}	Read cycle 1, 2, 3
L	L	Н	Data in	Write	I _{CC} , I _{CC1}	Write cycle 1, 2, 3, 4
L	L	L	Data in	Write	I _{CC} , I _{CC1}	Write cycle 5, 6

HM67832SH Series

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage with respect to V _{SS}	V _{CC}	-0.5 to +7.0	V
Voltage on any pin with respect to V _{SS}	V _T	-0.5 to V _{CC} + 0.5	V
Power dissipation	P _T	1.0	W
Operating temperature range	T _{opr}	0 to +70	°C
Storage temperature range (with bias)	T _{stg} (bias)	-10 to +85	°C
Storage temperature range	T _{stg}	-55 to +125	°C ,

For the DC and AC specifications shown in these tables, this device was tested under a minimum transverse air flow exceeding 500 linear feet per minute.

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V_{SS}	0.0	0.0	0.0	V
Input high voltage	V_{IH}	2.2	-	V _{CC} + 0.5	٧
Input low voltage	V _{IL}	-3.0 ¹⁾		0.8	٧

Note 1) Pulse width 10 ns, DC: -0.5 V

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

		-10			-12				
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Input leakage current		_		2			2	μΑ	V_{CC} = 5.5 V, V_{IN} = 0 V to V_{CC}
Output leakage current	ll _{LO} l			10			10	μА	$\overline{\frac{CS}{WE}} = V_{IH} \text{ or } \overline{OE} = V_{IH},$ $\overline{WE} = V_{IL}, V_{I/O} = 0 \text{ V to } V_{CC}$
Average operating current	I _{CC1}		150	200		140	195	mΑ	Min. cycle, I _{I/O} = 0 mA
Standby power supply	I _{SB}		_	40		_	40	mΑ	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$
current	I _{SB1}			30			30	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$
Output low voltage	V _{OL}	_		0.4			0.4	٧	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			2.4		_	٧	I _{OH} = -4 mA

Note 1) Typical limits are at $V_{CC} = 5.0 \text{ V}$, Ta = 25°C, and specified loading.

Capacitance (Ta =25°C, f=1 MHz)

Item	Symbol	Max	Unit	Test Condition
Input capacitance	Cin ¹⁾	6	pF	Vin = 0 V
Input/output capacitance	C _{I/O} 1)	10	pF	V _{I/O} = 0 V

Note 1) This parameter is sampled and has not been 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, Ta = 0 to +70°C, unless otherwise noted)

Test conditions

Input pulse levels: V_{SS} to 3.0 V
Input timing reference levels: 1.5 V

• Output load: See figure 1

• Input rise and fall time: 4 ns

• Output reference level: 1.5 V




Figure 1 Output Load

Read Cycle

		-10		-12		
Item	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	10	_	12		ns
Address access time	t _{AA}	_	10	_	12	ns
Chip select access time	t _{ACS}		10	_	12	ns
Chip selection to output low Z	t _{LZ} 1) 2)	3	_	3	-	ns
Output enable to output valid	t _{OE}	_	5	-	6	ns
Output enable to output low Z	t _{OLZ} 1) 2)	0		0	-	ns
Chip deselection to output high Z	t _{HZ} 1) 2)	0	5	0	5	ns
Output hold from address change	t _{OH}	3		3		ns

Notes 1) This parameter is sampled and has not been 100% tested.

2) Transition is measured ±200 mV from steady state voltage with loading specified in figure 1, load (B).

HM67832SH Series

Write Cycle


		<u>-10</u>		-12		
Item	Symbol	Min	Max	Min	Max	Unit
Write cycle time	t _{WC} 1)	10	_	12	_	ns
Chip selection to end of write	t _{CW}	8	-	9	_	ns
Address valid to end of write	t _{AW}	10	_	11	_	ns
Address setup time	t _{AS}	0	_	0		ns
Write pulse width	t _{WP}	8	_	9	_	ns
Write recovery time	t _{WR}	0	-	0	-	ns
Data valid to end of write	t _{DW}	6	-	6	_	ns
Data hold time	t _{DH}	0	-	0	_	ns
Write enable to output high Z	t _{WZ} 2) 3)	0	5	0	6	ns
Output disable to output high Z	t _{OHZ} ^{2) 3)}	0	6	0	6	ns
Output active from end of write	t _{OW} ^{2) 3)}	3	_	3	_	ns

Notes 1) All write cycle timings are referenced from the last valid address to the first changing address.


- 2) This parameter is sampled and has not been 100% tested.
- 3) Transition is measured ±200 mV from steady state voltage with loading specified in figure 1, load (B).

Timing Waveforms


Read Cycle 1



Read Cycle 2




Read Cycle 3




HM67832SH Series


Write Cycle 1 ($\overline{OE} = H$, \overline{WE} Controlled)




Write Cycle 2 ($\overline{OE} = H$, \overline{CS} Controlled)



Write Cycle 3 (\overline{OE} = clocked, \overline{WE} controlled)




Write Cycle 4 (\overline{OE} = clocked, \overline{CS} controlled)



HM67832SH Series


Write Cycle 5 ($\overline{OE} = L$, \overline{WE} controlled)



Notes:

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{WP}).
- 2. During this period, I/O pins are output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. Output data is the same phase of write data of this write cycle.
- 4. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

Write Cycle 6 ($\overline{OE} = L$, \overline{CS} controlled)



HM6709A Series

65536-word × 4-bit High Speed Static Random Access Memory

Features

- 65536-words × 4 bit organization
- Fully TTL compatible input and output
- 1.0 µm Hi-BiCMOS process
- +5 V single supply
- Completely static memory No clock or timing strobe required
- Low power dissipation Operating: 450 mW typ
- · Super fast

Address access time: 15/20/25 ns (max) $\overline{\text{OE}}$ access time: 7/10/10 ns (max)


Ordering Information

Type No.	Access time	Package
HM6709AJP-15	15 ns	300-mil 28-pin
HM6709AJP-20	20 ns	plastic SOJ
HM6709AJP-25	25 ns	(CP-28DN)

Pin Description


Pin name	Function
A0 – A15	Address input
I/O1 – I/O4	Data input/output
WE	Write enable
CS	Chip select
ŌĒ	Output enable
V _{SS}	Ground
V _{CC}	Power supply

Pin Arrangement



HM6709A Series

Block Diagram



Function Table

CS	WE	ŌĒ	Mode	I/O pin	V _{CC} current	Ref. cycle
Н	Х	Х	Not selected	High-Z	I _{SB} , I _{SB1}	.—
L	Н	Н	Output disable	High-Z	lcc, lcc1	
L	Н	L	Read	Data out	I _{CC} , I _{CC1}	Read cycle (1), (2), (3)
L	L	Н	Write	Data in	I _{CC} , I _{CC1}	Write cycle (1), (2), (3), (4)
L	L	L	Write	Data in	I _{CC} , I _{CC1}	Write cycle (5), (6)

Absolute Maximum Rating

Item	Symbol	Rating	Unit
Terminal voltage to V _{SS} pin	V _T	-0.5 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (Bias)	-10 to +85	°C
Storage temperature range	Tstg	-55 to +125	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to} + 70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0.0	0.0	0.0	V	
Input high voltage	V _{IH}	2.2		V _{CC} +0.5 V		
Input low voltage	V _{IL}	-3.0 ^{*1}		0.8	V	

Note: 1. Pulse width 15 ns, DC: -0.5 V

HM6709A Series

DC Characteristics ($V_{CC} = 5.0V \pm 10\%$, Ta = 0 to +70°C)

		HM6	HM6709A-15		HM6	HM6709A-20/25		HM6709A-20/25				
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions			
Input leakage current	الياا			2			2	μΑ	V _{CC} = 5.5 V, Vin = 0 V to V _{CC}			
Output leakage current	ll _{LO} l			10		enemana p	10	μА	$\overline{CS} = V_{IH} \text{ or}$ $\overline{OE} = V_{IH}, \overline{WE} = V_{IL}$ $V_{I/O} = 0 \text{ V to } V_{CC}$			
Operating power supply current	lcc			100			100	mA	$\overline{\text{CS}} = V_{\text{IL}}, \ I_{\text{I/O}} = 0 \ \text{mA}$			
Average operating current	l _{CC1}			140			120	mA	min. cycle, Duty : 100%, I _{I/O} = 0 mA			
Standby power supply current	I _{SB}			30			30	mA	CS = V _{IH} , Vin = V _{IH} or V _{IL}			
	I _{SB1}			10			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{Vin} \le 0.2 \text{ V or}$ $\text{Vin} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$			
Output low voltage	V _{OL}			0.4	_		0.4	٧	I _{OL} = 8 mA			
Output high voltage	V _{OH}	2.4	_		2.4			٧	I _{OH} = -4 mA			

Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Max	Unit	Test condition
Input capacitance	Cin*1	6	pF	Vin = 0 V
Input/output capacitance	C _{I/O} *1	10	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, Ta = 0°C to +70°C, unless otherwise noted)


Test Conditions

Input pulse levels: V_{SS} to 3.0 V
Input timing reference levels: 1.5 V

Output load: See figures

• Input rise and fall times: 4 ns

• Output reference levels: 1.5 V



Read Cycle

		HM6709A-15		HM6709A-20		HM6709A-25			
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Read cycle time	t _{RC}	15		20		25		ns	
Address access time	t _{AA}		15		20		25	ns	
Chip select access time	t _{ACS}		15		20		25	ns	
Chip selection to output in low-Z	t _{LZ} *1, *2	4		4		4		ns	
Output enable to output valid	^t OE	0	7	0	10	0	10	ns	
Output enable to output in low-Z	t _{OLZ} *1, *2	0		0		0		ns	
Chip deselection to output in high-Z	t _{HZ} *1, *2	0	6	0	8	0	10	ns	
Output hold from address change	t _{OH}	4		5		5		ns	

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ± 200 mV from steady state voltage with specified loading in Load (B).

HM6709A Series


Write Cycle

		HM6709A-15		HM6709A-20		HM6709A-25		
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	twc*1	15	-	20		25		ns
Chip selection to end of write	t _{CW}	10	_	15		20		ns
Address valid to end of write	^t AW	10		15		20		ns
Address setup time	t _{AS}	0		0		0		ns
Write pulse width	t _{WP}	10		15		20	-	ns
Write recovery time	t _{WR}	0		0		0	-	ns
Data valid to end of write	^t DW	8		10	_	12	-	ns
Data hold time	t _{DH}	0		0		0	-	ns
Write enable to output in high-Z	t _{WZ} *2, *3	0	6	0	8.	0	10	ns
Output disable to output in high-Z	t _{OHZ} *2, *3	0	6	0	8	0	10	ns
Output active from end of write	t _{OW} *2, *3	0		0		0		ns


- Notes: 1. All write cycle timings are referenced from the last valid address to the first transitioning address.
 - 2. This parameter is sampled and not 100% tested.
 - 3. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).

Timing Waveforms

Read Cycle (1) *1




Read Cycle (2) *1, *2, *3




HM6709A Series


Read Cycle (3) *1, *2, *3




Write Cycle (1) *1 ($\overline{OE} = H$, \overline{WE} Controlled)



Write Cycle (2) *1 ($\overline{OE} = H$, \overline{CS} Controlled)




Write Cycle (3) *1, *2 (\overline{OE} = Clocked, \overline{WE} Controlled)




HM6709A Series

Write Cycle (4) *1 , *2 (\overline{OE} = Clocked, \overline{CS} Controlled)



transition, output remain in high impedance state.

Write Cycle (5) *1, *2, *3, *4 ($\overline{OE} = L$, \overline{WE} Controlled)




Notes: 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$ (t_{WP}).

- 2. During this period, I/O pins are output state so that the input signals of opposite phase to the outputs must not be applied.
- 3. Output data is the same phase of write data of this write cycle.
- 4. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

HM6709A Series

Write Cycle (6) *1, *2 ($\overline{OE} = L$, \overline{CS} Controlled)



Notes: 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$ (t_{WP}).

2. If the $\overline{\text{CS}}$ low transition occurs after the $\overline{\text{WE}}$ low transition, output remain in a high impedance state.

65536-Word × 4-Bit High Speed CMOS Static RAM

Features

· Single 5 V supply and high density 24-pin package

• High speed: Access time 25/35/45 ns (max)

Low power.

Operation: 300 mW (typ) Standby: 100 μW (typ)

30 µW (typ) (L-version)

Completely static memory required
 No clock or timing strobe required

· Equal access and cycle time


· Directly TTL compatible: All inputs and outputs

· Capability of battery back up operation (L-version)

Ordering Information

Type No.	Access Time	Package
HM6208HP-25	25 ns	
HM6208HP-35	35 ns	300-mil
HM6208HP-45	45 ns	24-pin
HM6208HLP-25	25 ns	plastic DIP
HM6208HLP-35	35 ns	(DP-24NC)
HM6208HLP-45	45 ns	
HM6208HJP-25	25 ns	
HM6208HJP-35	35 ns	300-mil
HM6208HJP-45	45 ns	24-pin
HM6208HLJP-25	25 ns	SOJ
HM6208HLJP-35	35 ns	(CP-24D)
HM6208HLJP-45	45 ns	


Pin Arrangement



Pin Description

Pin Name	Function
A0 – A15	Address
I/O1 – I/O4	Input/output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground

Block Diagram



Function Table

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not selected	Isb, Isb1	High-Z	
L	Н	Read	Icc	Dout	Read cycle
L	L	Write	Icc	Din	Write cycle

Note: × means don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5*1 to +7.0	V
Power dissipation	Рт	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.5 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
	Vcc	4.5	5.0	5.5	V	
Supply voltage	Vss	0	0	0	V	
Input high (logic 1) voltage	Vін	2.2		6.0	V	
Input low (logic 0) voltage	Vп.	-0.5*1		0.8	V	

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	Н	M6208H	-25		/6208H- /6208H-		Unit	Test Conditions Note
		Min	Typ*1	Max	Min	Typ*1	Max		
Input leakage current	ILı			2.0			2.0	μА	Vcc=Max Vin=Vss to Vcc
Output leakage current	ILO			10.0			10.0	μА	CS=VIH V1/0=Vss to Vcc
Operating power supply current	Icc		60	120	-	50	100	mA	CS=VIL, I _V 0=0 mA Min cycle duty=100%
	Iccı		40	80	-	40	80	mA	CS=VIL, I _V 0=0 mA t _{cycle} =50 ns duty=100%
Standby power supply current	Isв		20	40		15	30	mA	СS=Vн, Min cycle
Standby power supply	Isbı		0.02	2.0		0.02	2.0	– mA	CS>Vcc -0.2 V 0 V≤Vin < 0.2 V or———————————————————————————————————
current(1)			0.006	0.1		0.006	0.1	- IIIA	Vin≥Vcc -0.2 V L-Version
Output low voltage	Vol			0.4			0.4	V	IoL=8 mA
Output high voltage	Vон	2.4			2.4			V	Iон=-4.0 mA

Note: *1. Typical limits are at Vcc = 5.0 V, $Ta = +25^{\circ}\text{C}$ and specified loading.

Capacitance (Ta = 25°C, f = 1MHz)*1

Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	Cin		6	pF	V _{in} =0 V
Input/output capacitance	Ci⁄o		11	pF	V _{I/O} =0 V


Note: *1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{cc} = 5 V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: Vss to 3.0 V
- Input rise and fall times: 5 ns

- Input and output timing reference levels: 1.5 V
- · Output load: See figures



Note: * Including scope & jig.


Read cycle

Item	Symbol	HM620	08H-25	HM6208H-35		HM6208H-45		Unit	
		Min	Max	Min	Max	Min	Max		
Read cycle time	trc	25		35		45		ns	
Address access time	taa		25		35		45	ns	
Chip select access time	tacs		25	•	35		45	ns	
Output hold from address change	tон	5		5		5		ns	
Chip selection to output in low-Z	tl.z*1	5		5		5		ns	
Chip deselection to output in high-Z	tHz*1	0	15	0	20	0	20	ns	
Chip selection to power up time	t PU	0		0		0		ns	
Chip deselection to power down time	tpd		15	-	25		30	ns	


Note: *1 Transition is measured ±200 mV from steady state voltage with Load (B).

This parameter is sampled and not 100% tested.

Read Timing Waveform (1) *1,*2



Read Timing Waveform (2) *1,*3



Notes: *1. WE is high for read cycle.

*2. Device is continuously selected, $\overline{CS} = VIL$.


*3. Address valid prior to or coincident with CS transition low.

Write Cycle


Item	Symbol	HM62	208H-25	HM62	08H-35	HM6208H-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write cycle time	twc	25		35		45		ns	
Chip selection to end of write	tcw	20		30		40		ns	
Address valid to end of write	taw	20		30		40		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	20		25		30		ns	
Write recovery time	twr	3		3		3		ns	
Data valid to end of write	tow	15		20		20		ns	
Data hold time	tDн	0		0		0		ns	
Write enabled to output in high-Z	twz*1	0	8	0	10	0	15	ns	
Output active from end of write	tow*1	0		0		0	-	ns	

Note: *1 Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) (WE Controlled)



Write Timing Waveform (2) (CS Controlled)



Notes:

- *1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . (twp)
- *2. two is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- *3. During this period, I/O pins are in the output state. The input signals of the opposite phase to the outputs must not be applied.
- *4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.
- *5. If \overline{CS} is low during this period, I/O pins are in the output state. The data input signals of opposite phase to the outputs must not be applied to them.
- *6. Dout is the same phase of write data of this write cycle.


Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	Vdr	2.0			V	
Data retention current	Iccdr		2	50 *1	μА	$CS \ge Vcc - 0.2 \text{ V},$
Chip deselect to data retention time	tcdr	0			ns	$Vin \ge Vcc - 0.2 V or$
Operation recovery time	tr	5			ms	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$

Note: *1. Vcc = 3.0 V.

Low Vcc Data Retention Timing Waveform



65,536-words × 4-bits High Speed Static Random Access Memory

Features

- 65,536 words × 4 bits organization
- Fully compatible with TTL input and output
- 0.8 µm Hi-BiCMOS process
- +5 V single power supply
- Completely static memory: No clock or timing strobe required
- Low power dissipation (DC) operating: 400 mW tvp
- Super fast access time: 10/12 ns max


Ordering Information

	Access	
Type No.	Time	Package
HM6708SHJP-10	10 ns	300-mil 24-pin
HM6708SHJP-12	12 ns	plastic SOJ (CP-24D)
HM6709SHJP-10	10 ns	300-mil 24-pin
HM6709SHJP-12	12 ns	plastic SOJ (CP-28DN)


Pin Description

Pin Name	Function
A0-A15	Address input
I/O1-I/O4	Data input/output
WE	Write enable
CS	Chip select
OE (for HM6709SH only)	Output enable
V _{SS}	Ground
V _{CC}	Power supply
NC	No connection


Pin Arrangement (HM6708SH Series)



Pin Arrangement (HM6709SH Series)



Block Diagram



Function Table (HM6708SH)

Input

CS	WE	Mode	I/O Pin	V _{CC} Current	Reference Cycle
Н	Х	Not selected	High Z	I _{SB} , I _{SB1}	
L	Н	Write "0"	Dout	lcc, lcc1	Read cycle (2), (3)
L	L	Write "1"	High Z	lcc, lcc ₁	Write cycle (1), (2)

Function Table (HM6709SH)

ı	ľ	١	n	1	ŧ
9	8	B	w	м	я

CS	WE	ŌĒ	Mode	I/O Pin	V _{CC} Current	Reference Cycle
Н	Х	Χ	Not selected	High Z	I _{SB} , I _{SB1}	MARKATAN .
L	Н	Н	Output disable	High Z	I _{CC} , I _{CC1}	
L	Н	L	Read	Data out	I _{CC} , I _{CC1}	Read cycle (1), (2), (3)
L	L	Н	Write	Data in	I _{CC} , I _{CC1}	Write cycle (1), (2), (3), (4)
L	L	L	Write	Data in	I _{CC} , I _{CC1}	Write cycle (5), (6)

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage with respect to V _{SS} pin	V _{CC}	-0.5 to +7.0	V
Terminal voltage with respect to V _{SS} pin	V _T	-0.5 to V _{CC} +0.5	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (Bias)	-10 to +85	°C
Storage temperature range	T _{stg}	-55 to +125	°C

For the AC and DC specifications shown in these tables, the devices were tested with a minimum transverse air flow exceeding 500 linear feet per minute.

Recommended DC Operating Conditions $(0^{\circ}C \le Ta \le 70^{\circ}C)$

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{cc}	4.5	5.0	5.5	V
	V_{SS}	0.0	0.0	0.0	V
Input high voltage	V _{IH}	2.2		V _{CC} + 0.5	V
Input low voltage	V _{IL}	-3.0 ¹⁾		0.8	V

Note:

1) Pulse width 10 ns, DC: -0.5 V

Electrical Characteristics

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, Ta = 0 to +70°C)

		-10			-12				
Item	Symbol	Min	Typ ¹⁾	Max	Min	Typ ¹⁾	Max	Unit	Test Conditions
Input leakage current	I _{LI}	_		2			2	μΑ	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0 \text{ V to}$ V_{CC}
Output leakage current	llol			10			10	μА	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH}, \overline{WE} = V_{IL}, V_{I/O} = 0 \text{ V to } V_{CC}$
Operating power supply current	I _{CC}		60	100		60	100	mA	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{I/O}} = 0 \text{ mA}$
Average operating current	I _{CC1}		130	180	_	120	175	mΑ	Min. cycle, $I_{I/O} = 0$ mA
Standby power supply	I _{SB}			40			40	mΑ	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$
current	I _{SB1}			30		-	30	mA	$\label{eq:control_control} \begin{split} \overline{CS} &\geq V_{CC} - 0.2 \text{ V, } V_{IN} \leq \\ 0.2 \text{ V or } V_{IN} &\geq V_{CC} - 0.2 \text{ V} \end{split}$
Output low voltage	V _{OL}			0.4			0.4	V	$I_{OL} = 8 \text{ mA}$
Output high voltage	V _{OH}	2.4	_		2.4			V	$I_{OH} = -4 \text{ mA}$

Note:

1) Typical limits are: $V_{CC} = 5.0 \text{ V}$, Ta = 25°C, and specified loading.

Capacitance ($Ta = 25^{\circ}C$, f = 1 MHz)

Item	Symbol	Max	Unit	Test Condition
Input capacitance	Cin ¹⁾	6	pF	Vin = 0 V
Output capacitance	C _{I/O} 1)	10	pF	V _{I/O} = 0 V

Note: 1) This parameter is sampled and is not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, Ta = 0°C to +70°C unless otherwise noted)

Test Conditions

Input pulse levels: V_{SS} to 3.0 V
 Input timing reference levels: 1.5 V

• Output load: See figure 1

• Input rise and fall times: 4 ns

• Output reference levels: 1.5 V




Figure 1 Output Load

HM6708SH/HM6709SH Series

Read Cycle

		-10		-12		
Item	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	10		12		ns
Address access time	t _{AA}		10		12	ns
Chip select access time	t _{ACS}		10		12	ns
Chip selection to output in low Z	t _{LZ} 1) 2)	3		3		ns
Output enable to output valid	t _{OE} 3)		5		6	ns
Output enable to output in low Z	t _{OLZ} 1) 2) 3)	0	_	0		ns
Chip deselection to output in high Z	t _{HZ} 1) 2)	0	5	0	5	ns
Output hold from address change	toH	3		3		ns

Notes: 1) This parameter is sampled and is not 100% tested.

- 2) Transition is measured ± 200 mV from steady state voltage with loading specified in figure 1, load (B).
- 3) These parameters are for HM6709SH.

Write Cycle

		_10		_12		
Item	Symbol	Min	Max	Min	Max	Unit
Write cycle time	t _{WC} 1)	10	-	12		ns
Chip selection to end of write	t _{CW}	8		9		ns
Address valid to end of write	t _{AW}	10		11	-	ns
Address setup time	t _{AS}	0		0		ns
Write pulse width	t _{WP}	8		9	<u></u>	ns
Write recovery time	t _{WR}	0	·	0		ns
Data valid to end of write	t _{DW}	6		6		ns
Data hold time	t _{DH}	0		0		ns
Write enable to output in high Z	t _{WZ} ^{2) 3)}	0	5	0	6	ns
Output disable to output in high Z	t _{OHZ} ^{2) 3) 4)}	0	6	0	6	ns
Output active from end of write	t _{OW} ^{2) 3)}	3		3		ns


Notes: 1) All write cycle timings are referenced from the last valid address to the first transitioning address.

- 2) This parameter is sampled and is not 100% tested.
- 3) Transition is measured ± 200 mV from steady state voltage with loading specified in figure 1, load (B).
- 4) These parameters are for HM6709SH.


HM6708SH/HM6709SH Series

Timing Waveforms


Read Cycle 1




Read Cycle 2



Read Cycle 3




Write Cycle 1 ($\overline{OE} = H$, \overline{WE} controlled)




HM6708SH/HM6709SH Series


Write Cycle 2 ($\overline{OE} = H$, \overline{CS} controlled)




Write Cycle 3 (\overline{OE} = clocked, \overline{WE} controlled)



Write Cycle 4 (\overline{OE} = clocked, \overline{CS} controlled)




Write Cycle 5 ($\overline{OE} = L$, \overline{WE} controlled)



HM6708SH/HM6709SH Series

Write Cycle 6 ($\overline{OE} = L$, \overline{CS} controlled)



Notes:

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{WP}).
- 2. If the $\overline{\text{CS}}$ low transition occurs after the $\overline{\text{WE}}$ low transition, output remain in a high impedance state.

HM6708A Series

65536-word × 4-bit High Speed Static Random Access Memory

Features

- 65536-word × 4 bit organization
- Fully TTL compatible input and output
- 1.0 µm Hi-BiCMOS process
- +5 V single supply
- Completely static memory

 No clock or timing strobe required
- Low power dissipation Operation: 450 mW typ
- Super fast

Access time: 15/20 ns (max)


Ordering Information

Type No.	Access time	Package
HM6708AP-15	15 ns	300-mil 24-pin plastic DIP
HM6708AP-20	20 ns	(DP-24NC)
HM6708AJP-15	15 ns	300-mil 24-pin plastic SOJ
HM6708AJP-20	20 ns	(CP-24D)

Pin Description


Pin name	Function
A0 – A15	Address input
I/O1 – I/O4	Data input/output
WE	Write enable
CS	Chip select
V _{SS}	Ground
V _{CC}	Power supply

Pin Arrangement



HM6708A Series

Block Diagram



Function Table

CS	WE	Mode	I/O pin	V _{CC} current	Ref. cycle
Н	Х	Not selected	High-Z	I _{SB} , I _{SB1}	
L	Н	Read	Data out	I _{CC} , I _{CC1}	Read cycle (1), (2)
L	L	Write	Data in	lcc, lcc1	Write cycle (1), (2)

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage to V _{SS} pin	V _T	-0.5 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (Bias)	-10 to +85	°C
Storage temperature range	Tstg	-55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0.0	0.0	0.0	V
Input high voltage	V _{IH}	2.2		V _{CC} +0.5	V
Input low voltage	V _{IL}	-3.0 ^{*1}		0.8	V

Note: 1. Pulse width 15 ns, DC: -0.5 V

HM6708A Series

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, Ta = 0 to +70°C)

		HM6708A-15 HM6708A-20							
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Input leakage current	IILII			2			2	μΑ	$V_{CC} = 5.5 \text{ V},$ Vin = 0 V to V_{CC}
Output leakage current	l _l ol			10			10	μА	$\overline{CS} = V_{IH},$ $V_{I/O} = 0 \text{ V to } V_{CC}$
Operating power supply current	lcc			100		-	100	mA	$\overline{CS} = V_{IL}, I_{I/O} = 0 \text{ mA}$
Average operating current	l _{CC1}			140			120	mA	min. cycle, Duty: 100%, I _{I/O} = 0 mA
Standby power supply current	I _{SB}		-	30			30	mA	$\overline{CS} = V_{IH},$ Vin = V_{IH} or V_{IL}
	I _{SB1}		ainman	10			10	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{Vin} \le 0.2 \text{ V or}$ $\text{Vin} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output low voltage	V _{OL}	_		0.4			0.4	V	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			2.4			٧	I _{OH} = -4 mA

Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Мах	Unit	Test condition
Input capacitance	Cin ^{*1}	6	pF	Vin = 0 V
Output capacitance	C _{I/O} *1	10	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, Ta = 0°C to +70°C unless otherwise noted)

Test Conditions


• Input pulse levels: V_{SS} to 3.0 V

• Input timing reference levels: 1.5 V

• Output load: See figures

• Input rise and fall times: 4 ns

• Output reference levels: 1.5 V



Read Cycle

		HM6708A-15		HM6708A-20			
item	Symbol	Min	Max	Min	Max	Unit	
Read cycle time	t _{RC}	15		20		ns	
Address access time	t _{AA}		15		20	ns	
Chip select access time	t _{ACS}		15	-	20	ns	
Output hold from address change	t _{OH}	4		5	<u></u>	ns	
Chip selection to output in low-Z	t _{LZ} *1, *2	4	**********	5		ns	
Chip deselection to output in high-Z	t _{HZ} *1, *2	0	6	0	8	ns	

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).

HM6708A Series


Write Cycle

		HM6708A-15		HM6708A-20			
Item	Symbol	Min	Max	Min	Max	Unit	
Write cycle time	t _{WC} *1	15		20		ns	
Chip selection to end of write	tcw	10		15		ns	
Address valid to end of write	t _{AW}	10		15		ns	
Address setup time	t _{AS}	0		0		ns	
Write pulse width	t _{WP}	10	-	15		ns	
Write recovery time	t _{WR}	0		0		ns	
Data valid to end of write	t _{DW}	8		10		ns	
Data hold time	^t DH	0		0		ns	
Write enable to output in high-Z	t _{WZ} *2, *3	0	6	0	8	ns	
Output active from end of write	t _{OW} *2, *3	0		0		ns	


- Notes: 1. All write cycle timings are referenced from the last valid address to the first transitioning address.
 - 2. This parameter is sampled and not 100% tested.
 - 3. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).

Timing Waveforms

Read Cycle (1) *1, *2




Read Cycle (2) *1, *2



HM6708A Series


Write Cycle (1) *1, *2, *3, *4, *5 (WE Controlled)



Notes: 1. A write occurs during the overlap of a low CS and a low WE (twp).

- 2. t WR is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
- 3. During this period, I / O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. If CS is low during this period, I / O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 5. Output data is the same phase of write data of this write cycle.

Write Cycle (2) *1, *2, *3 (CS Controlled)



- 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 3. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high inpedance state.

262144-Word × 1-Bit High Speed CMOS Static RAM

Features

· Single 5 V supply and high density 24-pin package

· High speed

Access time: 25/35/45 ns (max)

· Low power

Operation:

300 mW (typ)

Standby:

100 μW (typ)

30 μW (typ) (L-version)

Completely static memory required

No clock or timing strobe required

· Equal access and cycle time

· Directly TTL compatible


All inputs and outputs

Capability of battery back up operation (L-version)

Ordering Information

Type No.	Access Time	Package	
HM6207HP-25	25 ns		
HM6207HP-35	35 ns	300-mil	
HM6207HP-45	45 ns	24-pin	
HM6207HLP-25	25 ns	Plastic DIP	
HM6207HLP-35	35 ns	(DP-24NC)	
HM6207HLP-45	45 ns		
HM6207HJP-25	25 ns		
HM6207HJP-35	35 ns	300-mil	
HM6207HJP-45	45 ns	24-pin	
HM6207HLJP-25	25 ns	SOJ	
HM6207HLJP-35	35 ns	(CP-24D)	
HM6207HLJP-45	45 ns		


Pin Arrangement



Pin Description

Pin Name	Function
A0 – A17	Address
Din	Data input
Dout	Data output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground

Block Diagram



Function Table

CS	WE	Mode	Vcc Current	I/O Pin	Ref. Cycle
Н	×	Not selected	Isb, Isbi	High-Z	
L	Н	Read	Icc	Dout	Read cycle
L	L	Write	Icc	High-Z	Write cycle

Note: × means don't care.

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5*1 to +7.0	V
Power dissipation	Рт	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.5 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
S 1 1.	Vcc	4.5	5.0	5.5	V	
Supply voltage	Vss	0	0	0	V	
Input high (logic 1) voltage	Vін	2.2		6.0	V	
Input low (logic 0) voltage	Vil	-0.5 ^{*1}		0.8	V	

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	HM6207H-25 ol		-25	HM6207H-35 HM6207H-45			_ Unit	Test Conditions	Note
		Min	Typ*1	Max	Min	Typ*1	Max			
Input leakage current	Iu			2.0			2.0	μА	Vcc=Max Vin=Vss to Vcc	
Output leakage current	ILO	-		10.0			10.0	μА	CS=VIH VI/O=Vss to Vcc	
Operating power supply current	Icc		60	120	_	50	100	mA	CS=VIL, Ivo=0 mA Min cycle duty=100%	
	Iccı		40	80		40	80	mA	CS=VIL, II/O=0 mA tcycle=50 ns duty=100%	
Standby power supply current	Isв		20	40		15	30	mA	CS=VIH, Min cycle	
Standby power supply	Isbı		0.02	2.0		0.02	2.0	A	CS>Vcc -0.2 V 0 V≤Vin< 0.2 V or	
current(1)			0.006	0.1		0.006	0.1	– mA	Vin≥Vcc -0.2 V	L-Version
Output low voltage	Vol			0.4			0.4	V	IoL=8 mA	
Output high voltage	Vон	2.4			2.4			V	Iон=-4.0 mA	

Note: *1. Typical limits are at Vcc = 5.0 V, $Ta = +25^{\circ}\text{C}$ and specified loading.

Capacitance (Ta = 25°C, f = 1MHz)*1

Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	Cin		6	pF	Vin = 0 V
Output capacitance	Cout		10	pF	Vout = 0 V

Note: *1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted.)


Test Conditions

Input pulse levels: Vss to 3.0 V

Input rise and fall times: 5 ns

Input and output timing reference levels: 1.5 V

· Output load: See figures




Note: * Including scope & jig.

Read cycle


Item	Symbol	HM62	07H-25	HM62	07H-35	HM62	07H-45	Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	t _{RC}	25		35		45		ns
Address access time	t _{AA}		25		35		45	ns
Chip select access time	t _{ACS}		25		35		45	ns
Output hold from address change	t _{on}	5		5	-	5		ns
Chip selection to output in low-Z	t _{LZ*1}	5	-	5		5		ns
Chip deselection to output in high-Z	t _{HZ*1}	0	15	0	20	0	20	ns
Chip selection to power up time	t _{PU}	0		0		0		ns
Chip deselection to power down time	t _{PD}		15	-	25		30	ns

Note: *1 Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.





Read Timing Waveform (2) *1.*3



Notes: *1. \overline{WE} is high for read cycle.

*2. Device is continuously selected, $\overline{CS} = V_{IL}$.


*3. Address valid prior to or coincident with \overline{CS} transition low.

Write Cycle


Item	Symbol	HM62	07H-25	HM62	07H-35	HM62	207H-45	Unit
		Min	Max	Min	Max	Min	Max	
Write cycle time	twc	25	_	35		45		ns
Chip selection to end of write	tcw	20		30		40		ns
Address valid to end of write	taw	20		30		40		ns
Address setup time	tas	0	*******	0	-	0		ns
Write pulse width	twp	20	-	25		25		ns
Write recovery time	twr	3		3	-	3		ns
Data valid to end of write	tow	15		20		20		ns
Data hold time	tрн	0		0		0		ns
Write enabled to output in high-Z	twz*1	0	15	0	20	0	25	ns
Output active from end of write	tow*1	0	-	0		0		ns

Note: *1 Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) $(\overline{WE} \text{ Controlled})$



Write Timing Waveform (2) (CS Controlled)



Notes:

- *1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- *2. two is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- *3. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output buffers remain in a high impedance state.
- *4. Dout is the same phase of write data of this write cycle, if twn is long enough.


Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L-version.

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	V_{DR}	2.0			V	<u> </u>
Data retention current	ICCDR		2	50*1	μA	$CS \ge Vcc - 0.2 \text{ V},$
Chip deselect to data retention time	tcdr	0			ns	$Vin \ge Vcc - 0.2 V c$
Operation recovery time	tr	5			ms	$- 0 V \le V \text{in} \le 0.2 V$

Note: *1. Vcc = 3.0 V.

Low Vcc Data Retention Timing Waveform



HM6707A Series

262144-word × 1-bit High Speed Static Random Access Memory

Features

- 262144-word × 1-bit organization
- Fully TTL compatible input and output
- 1.0 µm Hi-BiCMOS process
- +5 V single supply
- Completely static memory No clock or timing strobe required
- Low power dissipation Operating: 450 mW typ
- · Super fast

Access time: 15/20 ns (max)


Ordering Information

Type No.	Cycle time	Package
HM6707AP-15	15 ns	300-mil 24-pin - plastic DIP
HM6707AP-20	20 ns	(DP-24NC)
HM6707AJP-15	15 ns	300-mil 24-pin - plastic SOJ
HM6707AJP-20	20 ns	(CP-24D)

Pin Description


Pin name	Function
A0 – A17	Address input
Din	Data input
Dout	Data output
WE	Write enable
CS	Chip select
V _{SS}	Ground
V _{CC}	Power supply

Pin Arrangement



HM6707A Series

Block Diagram



Function Table

CS	WE	Mode	Output	V _{CC} current
Н	Х	Not selected	High-Z	I _{SB} , I _{SB1}
L	Н	Read	Dout	Icc, Icc1
L	L	Write	High-Z	lcc, lcc1

Absolute Maximum Rating

Item	Symbol	Rating	Unit
Terminal voltage to V _{SS} pin	V _T	-0.5 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (Bias)	-10 to +85	°C
Storage temperature range	Tstg	-55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0.0	0.0	0.0	V	_
Input high voltage	V _{IH}	2.2		V _{CC} +0.5	V	
Input low voltage	V _{IL}	-3.0 ^{*1}		0.8	V	-

Note: 1. Pulse width 15 ns, DC: -0.5 V

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $Ta = 0 \text{ to} + 70^{\circ}\text{C}$)

		HM67	'07A-15		HM67	'07A-20			
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Input leakage current	liul		Andrew St.	2	SERVINGO.		2	μА	$V_{CC} = 5.5 \text{ V},$ Vin = 0 V to V_{CC}
Output leakage current	ll _{LO} l			10			10	μΑ	CS = V _{IH} , Vout = 0 V to V _{CC}
Operating power supply current	lcc			100		1734144	100	mA	CS = V _{IL} , lout = 0 mA
Average operating current	l _{CC1}			140			120	mA	min. cycle, Duty: 100%, lout = 0 mA
Standby power supply current	I _{SB}	-		30		annual Control	30	mA	CS = V _{IH} , Vin = V _{IH} or V _{IL}
	I _{SB1}			10			10	mA	$\overline{CS} \ge V_{CC} -0.2 \text{ V}$ $Vin \le 0.2 \text{ V or}$ $Vin \ge V_{CC} -0.2 \text{ V}$
Output low voltage	V _{OL}			0.4			0.4	V	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4	*****		2.4			V	I _{OH} = -4 mA

Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Max	Unit	Test condition
Input capacitance	Cin ^{*1}	6	pF	Vin = 0 V
Output capacitance	Cout*1	10	pF	Vout = 0 V

Note: 1. This parameter is sampled and not 100% tested.

HM6707A Series


AC Characteristics ($V_{CC} = 5V \pm 10\%$, Ta = 0°C to +70°C, unless otherwise noted)

Test Conditions

Input pulse levels: V_{SS} to 3.0 V
Input timing reference levels: 1.5 V

· Output load: See figures

Input rise and fall times: 4 nsOutput reference levels: 1.5 V



Read Cycle

		HM6707A-15		HM670		
Item	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	15		20		ns
Address access time	t _{AA}		15		20	ns
Chip select access time	t _{ACS}		15		20	ns
Output hold from address change	t _{OH}	4		5		ns
Chip selection to output in low-Z	t _{LZ} *1, *2	4		5		ns
Chip deselection to output in high-Z	t _{HZ} *1, *2	0	6	0	8	ns

Notes: 1. This parameter is sampled and not 100% tested.

2. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).

Write Cycle

		HM6707A-15		HM6707A-20		
Item	Symbol	Min	Max	Min	Max	Unit
Write cycle time	t _{WC} *1	15		20		ns
Chip selection to end of write	tcw	12		15		ns
Address valid to end of write	^t AW	12		15		ns
Address setup time	^t AS	0		0		ns
Write pulse width	t _{WP}	12		15		ns
Write recovery time	twR	0		0	· ·	ns
Data valid to end of write	t _{DW}	10		10		ns
Data hold time	^t DH	0	*******	0		ns
Write enable to output in high-Z	t _{WZ} *2, *3	0	6	0	8	ns
Output active from end of write	t _{OW} *2, *3	0		0		ns


Notes: 1 All write cycle timings are referenced from the last valid address to the first transitioning address.

- 2. This parameter is sampled and not 100% tested.
- 3. Transition is measured ±200 mV from steady state voltage with specified loading in Load (B).


HM6707A Series

Timing Waveforms


Read Cycle (1) *1




Read Cycle (2) *1, *2



Write Cycle (1) *1, *2 (WE Controlled)



Write Cycle (2) *1 (CS Controlled)



131072-Word × 8-Bit High Speed CMOS Static RAM

The Hitachi HM628128 is a CMOS static RAM organized 128-kword x 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525 mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8×20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

Features

- High speed: Fast access time 70/85/100/120 ns (max.)
- Low power

Standby: 10 µW (typ) (L-/L-L/L-SL version)

Operation: 75 mW (typ)

- Single 5 V supply
- Completely static memory


No clock or timing strobe required

- Equal access and cycle times
- · Common data input and output: Three state output
- · Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L-/L-L/L-SL version)
 2 chip selection for battery back up

Ordering Information

•					
Type No.	Access Time	Package	Type No.	Access Time	Package
HM628128P-7	70 ns		HM628128FP-7	70 ns	
HM628128P-8	85 ns		HM628128FP-8	85 ns	
HM628128P-10	100 ns		HM628128FP-10	100 ns	
HM628128P-12	120 ns		HM628128FP-12	120 ns	
HM628128LP-7	70 ns	600 mil 32-pin	HM628128LFP-7	70 ns	525 mil 32-pin
HM628128LP-8	85 ns	plastic DIP	HM628128LFP-8	85 ns	plastic DIP
HM628128LP-10	100 ns	(DP-32)	HM628128LFP-10	100 ns	(FP-32D)
HM628128LP-12	120 ns	(DF-32)	HM628128LFP-12	120 ns	(11 322)
HM628128LP-7SL	70 ns		HM628128LFP-7SL	70 ns	
HM628128LP-8SL	85 ns		HM628128LFP-8SL	85 ns	
HM628128LP-10SL	100 ns		HM628128LFP-10SL	100 ns	
HM628128LP-12SL	120 ns		HM628128LFP-12SL	120 ns	
HM628128T-7	70 ns		HM628128R-7	70 ns	
HM628128T-8	85 ns		HM628128R-8	85 ns	
HM628128T-10	100 ns		HM628128R-10	100 ns	
HM628128T-12	120 ns		HM628128R-12	120 ns	
HM628128LT-7	70 ns	8 mm $\times 20$ mm	HM628128LR-7	70 ns	$8\text{mm} \times 20\text{mm}$
HM628128LT-8	85 ns	32-pin TSOP	HM628128LR-8	85 ns	32-pin TSOP
HM628128LT-10	100 ns	(normal type)	HM628128LR-10	100 ns	(reverse type)
HM628128LT-12	120 ns	(TFP-32D)	HM628128LR-12	120 ns	(TFP-32DR)
HM628128LT-7L	70 ns		HM628128LR-7L	70 ns	
HM628128LT-8L	85 ns		HM628128LR-8L	85 ns	
HM628128LT-10L	100 ns		HM628128LR-10L	100 ns	
HM628128LT-12L	120 ns		HM628128LR-12L	120 ns	
HM628128LT-7SL	70 ns		HM628128LR-7SL	70 ns	
HM628128LT-8SL	85 ns		HM628128LR-8SL	85 ns	
HM628128LT-10SL	100 ns		HM628128LR-10SL	100 ns	
HM628128LT-12 SL	120 ns		HM628128LR-12 SL	120 ns	


Pin Arrangement



Pin Description

Pin Name	Function
A0 – A16	Address
I/O0 – I/O7	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
<u>OE</u>	Output enable
NC	No connection
Vcc -	Power supply
Vss	Ground

Block Diagram



Function Table

WE	CS1	CS2	ŌĒ	Mode	Vcc Current	Dout Pin	Ref. Cycle
X	Н	×	×	Not selected	Isb, Isb1	High-Z	
×	· ×	L	×	Not selected	Isb, Isb1	High-Z	
Н	L	Н	Н	Output disable	Icc	High-Z	
Н	L	Н	L	Read	Icc	Dout	Read cycle
L	L	н	н	Write	Icc	Din	Write cycle (1)
L	L,	Н	L	***1160	Icc	Din	Write cycle (2)

Note: ×: H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	VT	-0.5^{*1} to $+7.0$	V
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note:

*1. -3.0 V for pulse half-width $\leq 30 \text{ ns}$

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vcc	4.5	5.0	5.5	V	
Supply voltage	Vss	0	0	0	V	
Input high (logic 1) voltage	VIH	2.2	NAME OF THE OWNER O	6.0	V	
Input low (logic 0) voltage	VıL	-0.3*1		0.8	V	

Note:

*1. -3.0 V for pulse half-width ≤ 30 ns

DC Characteristics (Ta = 0 to $+70^{\circ}C$, Vcc = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	IILI			2	μA	Vin = Vss to Vcc
Output leakage current	lItol	_	_	2	μΑ	$\overline{CS1}$ = V _{IH} or $\overline{CS2}$ = V _{IL} or \overline{OE} = V _{IH} or \overline{WE} = V _{IL} , $\overline{V_{VO}}$ = Vss to Vcc
Operating power supply current: DC	Icc		15	35	mA	CS1= VIL, CS2 = VIH, others = VIH/VIL II/O= 0 mA
Operating power cumply current	I ccı		45	70	mA	Min cycle, duty = 100%, $\overline{CS1} = V_{IL}, CS2 = V_{IH},$ others = V _{IH} /V _{IL} $I_{VO} = 0 \text{ mA}$
Operating power supply current	Icc2		15	30	mA	Cycle time = 1 μ s, duty = 100%, I _V 0 = 0 mA $\overline{\text{CS1}} \le 0.2 \text{ V}$, $\text{CS2} \ge \text{Vcc} - 0.2 \text{ V}$ $\text{Vih} \ge \text{Vcc} - 0.2 \text{ V}$, $\text{Vil} \le 0.2 \text{ V}$
Standby power supply current: DC	Isв		1	3	mA	$\overline{CS1} = V_{IH}, CS2 = V_{IH}$ or $CS2 = V_{IL}$
Standby nower supply support (1), DC	T		0.02	2	mA	$\frac{\text{Vin} \ge 0 \text{ V}}{\text{CS1}} \ge \text{Vcc} - 0.2 \text{ V},$
Standby power supply current (1): DC	I SB1		2*2 2*3	100*2 50*3	μA μA	$CS2 \ge Vcc - 0.2 \text{ V or}$ $0 \text{ V} \le CS2 \le 0.2 \text{ V}$
Output low voltage	Vol			0.4	V	IoL = 2.1 mA
Output high voltage	Vон	2.4			V	$I_{OH} = -1.0 \text{ mA}$

- Notes: *1. Typical values are at Vcc = 5.0 V, $Ta = +25^{\circ}C$ and specified loading.
 - *2. This characteristics is guaranteed only for L-version.
 - *3. This characteristics is guaranteed only for L-L/L-SL version.

Capacitance (Ta = 25°C, f = 1.0 MHz)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	-		8	pF	Vin = 0 V
Input/output capacitance	Cı⁄o		_	10	pF	$V_{VO} = 0 V$

Note: This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5$ V \pm 10%, unless otherwise noted) Test Conditions

Input pulse levels: 0.8 V to 2.4 VInput rise and fall times: 5 ns

• Input and output timing reference levels: 1.5 V


• Output load: 1 TTL Gate and CL (100pF)

(Including scope & jig)

Read Cycle

▼.		HM628128-7		HM628128-8		UM620120 10		HM628128-12			
Item	Symbol	Min	Max	Min	Max	Min	120-10 Max	Min	Max	Unit	Note
Read cycle time	trc	70		85		100	IVIAA	120		ns	A
Address access time	taa		70		85		100		120	ns	
Chip selection (CS1)	tco1		70		85		100		120	ns	
to output valid											
Chip selection (CS2)	tco2		70	-	85	******	100		120	ns	
to output valid											
Output enable (OE)	toe		35		45		50		60	ns	
to output valid											
Chip selection $(\overline{CS1})$	tlzı	10		10	-	10	-	10		ns	*1, *2, *3
to output in low-Z											
Chip selection (CS2)	tl.Z2	10		10	_	10	******	10		ns	*1, *2, *3
to output in low-Z											
Output enable (OE)	tolz	5		5		5		5		ns	*1, *2, *3
to output in low-Z											
Chip deselection $(\overline{CS1})$	tHZ1	0	25	0	30	0	35	0	45	ns	*1, *2, *3
to output in high-Z											
Chip deselection (CS2)	tHZ2	0	25	0	30	0	35	0	45	ns	*1, *2, *3
to output in high-Z											
Output disable (\overline{OE})	tonz	0	25	0	30	0	35	0	45	ns	*1, *2, *3
to output in high-Z											
Output hold from	tон	10		10		10		10		ns	
address change											

Read Timing Waveform*4



Notes: *1. thz and tortz are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

*2. At any given temperature and voltage condition, tHz max is less than tLz min both for a given device and from device to device.


*3. This parameter is sampled and not 100% tested.

*4. WE is high for read cycle.


Write Cycle

Item	Symbol –	HM628128-7		HM628128-8		HM628128-10		HM628128-12		I Inia	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write cycle time	twc	70		85		100		120		ns	
Chip selection to end of write	tcw	60	_	75	-	80		85		ns	
Address setup time	tas	0		0		0		0		ns	
Address valid to end of write	taw	60		75		80		85		ns	
Write pulse width	twp	50		55	Acres 1	60		70		ns	
Write recovery time	twr	5		5		5		10		ns	
	-	10		10		10		15		ns	*11
Write to output in high-Z	twnz	0	25	0	30	0	35	0	40	ns	*10
Data to write time overlap	tow	30		35		40		45		ns	
Write hold from write time	ton	0		0		0		0		ns	
Output active from end of write	tow	5	*******	5		5		. 5	******	ns	*10

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fix)



Notes: *1. A write occurs during the overlap of a low \overline{CSI} , a high CS2 and a low \overline{WE} . A write begins at the latest transition among \overline{CSI} going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among \overline{CSI} going high, CS2 going low and \overline{WE} going high. two is measured from the beginning of write to the end of write.

- *2. tcw is measured from the later of CS1 going low or CS2 going high to the end of write.
- *3. tas is measured from the address valid to the beginning of write.
- *4. twn is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.
- *5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.


- *6. If CSI goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- *7. Dout is the same phase of the latest written data in this write cycle.
- *8. Dout is the read data of next address.
- *9. If $\overline{CS1}$ is low and CS2 is high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- *10. This parameter is sampled and not 100% tested.
- *11. This value is measured from CS2 going low to the end of write cycle.

Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)


(This characteristics is guaranteed only for L, L-L and L-SL version.)

Item	Symbol		Min	Тур	Max	Unit	Test Conditions*4	
Vcc for data retention	Vdr		2.0			v	$\overline{\text{CS1}} \ge \text{Vcc-0.2 V},$ $\text{CS2} \ge \text{Vcc-0.2 V},$ $\text{or } 0 \text{ V} \le \text{CS2} \le 0.2 \text{ V}$ $\text{Vin} \ge 0 \text{ V}$	
Data retention current	Y	L		1	50*1	μА	$\frac{\text{Vcc}}{\text{CS1}} = 3.0 \text{ V, Vin} \ge 0 \text{ V,}$ $\frac{\text{CS1}}{\text{CS1}} \ge \text{Vcc-0.2 V,}$	
Data retention current	ICCDR	L-L		1	30*2		$CS2 \ge Vcc-0.2 \text{ V or}$	
		L-SL		1	15*3	μΑ	$0 \text{ V} \le \text{CS2} \le 0.2 \text{ V}$	
Chip deselect to data retention time	tcdr		0			ns	C. D. C. W. C.	
Operation recovery time	tR		5			ms	See Retention Waveforn	

Low Vcc Data Retention Timing Waveform (1) (CS1 Controlled)




Low Vcc Data Retention Timing Waveform (2) (CS2 Controlled)





Notes: *1. 20 μ A max at Ta = 0 to 40°C.


- *2. $6 \mu A \text{ max at Ta} = 0 \text{ to } 40^{\circ} \text{C}$
- *3. 3 μ A max at Ta = 0 to 40°C
- *4. CS2 controls address buffer, WE buffer, CS1 buffer and OE buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE, OE, CS1, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be CS2 ≥ Vcc − 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE, OE, I/O) can be in the high impedance state.


HM628128 Series
















HM628128 Series


Access Time vs. Supply Voltage




Access Time vs. Ambient Temperature




Standby Current vs. Supply Voltage




Standby Current vs. Ambient Temperature



Supply Current vs. Frequency (Read)



Supply Current vs. Frequency (Write)



HM628128 Series

Ta=25°C

Ta=25°C


Ta=25°C


Ta=25°C

Ta=25°C


Input Low Voltage vs. Supply Voltage

Input High Voltage vs. Supply Voltage







Supply Voltage Vcc(V)



Output Low Current vs. Output Low Voltage



Access Time vs. Load Capacitance



131,072-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM628128A is a CMOS static RAM organized 128 kword \times 8 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8×20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

Features

High speed

Fast access time: 55/70/85/100 ns (max)

Low power

Active: 75 mW (typ)

Standby: 10 µW (typ) (L-/L-L/L-SL version)

• Single 5 V supply

· Completely static memory

No clock or timing strobe required

• Equal access and cycle times

· Common data input and output

Three state output

Directly TTL compatible

All inputs and outputs

 Capability of battery back up operation (L-/L-L/L-SL version)

2 chip selection for battery back up

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Ordering Information

Type No.	Access time	Package	Type No.	Access time	Package
HM628128AP-5 HM628128AP-7 HM628128AP-8 HM628128AP-10	55 ns 70 ns 85 ns 100 ns	600-mil 32-pin plastic DIP (DP-32)	HM628128AT-5 HM628128AT-7 HM628128AT-8 HM628128AT-10	55 ns 70 ns 85 ns 100 ns	8 mm × 20 mm 32-pin TSOP (normal type) (TFP-32D)
HM628128ALP-5 HM628128ALP-7 HM628128ALP-8 HM628128ALP-10	55 ns 70 ns 85 ns 100 ns		HM628128ALT-5 HM628128ALT-7 HM628128ALT-8 HM628128ALT-10	55 ns 70 ns 85 ns 100 ns	
HM628128ALP-5SL HM628128ALP-7SL HM628128ALP-8SL HM628128ALP-10SL	55 ns 70 ns 85 ns 100 ns		HM628128ALT-5L HM628128ALT-7L HM628128ALT-8L HM628128ALT-10L	55 ns 70 ns 85 ns 100 ns	-
HM628128AFP-5 HM628128AFP-7 HM628128AFP-8 HM628128AFP-10	55 ns 70 ns 85 ns 100 ns	525-mil 32-pin plastic SOP (FP-32D)	HM628128AR-5 HM628128AR-7 HM628128AR-8 HM628128AR-10	55 ns 70 ns 85 ns 100 ns	8 mm × 20 mm 32-pin TSOP (reverse type) (TFP-32DR)
HM628128ALFP-5 HM628128ALFP-7 HM628128ALFP-8 HM628128ALFP-10	55 ns 70 ns 85 ns 100 ns		HM628128ALR-5 HM628128ALR-7 HM628128ALR-8 HM628128ALR-10	55 ns 70 ns 85 ns 100 ns	
HM628128ALFP-5SL HM628128ALFP-7SL HM628128ALFP-8SL HM628128ALFP-10SL	55 ns 70 ns 85 ns 100 ns		HM628128ALR-5L HM628128ALR-7L HM628128ALR-8L HM628128ALR-10L	55 ns 70 ns 85 ns 100 ns	

131,072-word × 9-bit High Speed CMOS Static RAM

The Hitachi HM629128 is a CMOS static RAM organized 128 kword \times 9 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8×20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

Features

· High speed

Fast access time: 55/70/85/100 ns (max)

· Low power

Active: 75 mW (typ)

Standby: 10 µW (typ) (L-/L-L/L-SL version)

• Single 5 V supply

· Completely static memory

No clock or timing strobe required

- · Equal access and cycle times
- Common data input and output

Three state output

- Directly TTL compatible All inputs and outputs
- Capability of battery back up operation (L-/L-L/L-SL version)

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Ordering Information

Type No.	Access time	Package	Type No.	Access time	Package
HM629128P-5 HM629128P-7 HM629128P-8	55 ns 70 ns 85 ns	600-mil 32-pin plastic DIP (DP-32)	HM629128T-5 HM629128T-7 HM629128T-8 HM629128T-10	55 ns 70 ns 85 ns 100 ns	8 mm x 20 mm 32-pin TSOP (normal type) (TFP-32D)
HM629128P-10 	100 ns 55 ns 70 ns 85 ns		HM629128LT-5 HM629128LT-7 HM629128LT-8	55 ns 70 ns 85 ns	(111-020)
HM629128LP-10 HM629128LP-5SL	100 ns 55 ns		HM629128LT-10	100 ns 55 ns 70 ns	
HM629128LP-7SL HM629128LP-8SL HM629128LP-10SL	70 ns 85 ns 100 ns		HM629128LT8L HM629128LT10L	85 ns 100 ns	
HM629128FP-5 HM629128FP-7 HM629128FP-8 HM629128FP-10	55 ns 70 ns 85 ns 100 ns	525-mil 32-pin plastic SOP (FP-32D)	HM629128R-5 HM629128R-7 HM629128R-8 HM629128R-10	55 ns 70 ns 85 ns 100 ns	8 mm x 20 mm 32-pin TSOP (reverse type) (TFP-32DR)
HM629128LFP-5 HM629128LFP-7 HM629128LFP-8 HM629128LFP-10	55 ns 70 ns 85 ns 100 ns		HM629128LR-5 HM629128LR-7 HM629128LR-8 HM629128LR-10	55 ns 70 ns 85 ns 100 ns	
HM629128LFP-5SL HM629128LFP-7SL HM629128LFP-8SL HM629128LFP-10SL	55 ns 70 ns 85 ns 100 ns		HM629128LR-5L HM629128LR-7L HM629128LR-8L HM629128LR-10L	55 ns 70 ns 85 ns 100 ns	_

131,072-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM62V8128 is a CMOS static RAM organized 128 kword \times 8 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8×20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.

Features

• Single 3 V supply

· High speed

Fast access time: 150 ns (max)

· Low power

Active: 30 mW (typ)

Standby: 3 µW (typ) (L-/L-L/L-SL version)

· Completely static memory

No clock or timing strobe required

- Equal access and cycle times
- Common data input and output

Three state output

- All inputs and outputs CMOS compatible.
- Capability of battery back up operation (L-/L-L/L-SL version)

2 chip selection for battery back up

Ordering Information

Type No.	Access time	Package
HM62V8128P-15	150ns	600-mil 32-pin
HM62V8128LP-15	150 ns	plastic DIP (DP-32)
HM62V8128LP-15SL	150ns	
HM62V8128FP-15	150 ns	525-mil 32-pin
HM62V8128LFP-15	150 ns	plastic SOP (FP-32D)
HM62V8128LFP-15SL	150 ns	
HM62V8128T-15	150 ns	8 mm × 20 mm
HM62V8128LT-15	150 ns	32-pin TSOP (normal type)
HM62V8128LT-15L	150 ns	(TFP-32D)
HM62V8128R-15	150 ns	8 mm × 20 mm
HM62V8128LR-15	150 ns	32-pin TSOP (reverse type)
HM62V8128LR-15L	150 ns	(TFP-32DR)

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

262144-word × 4-bit High Speed CMOS Static RAM

The Hitachi HM624256A is a high speed 1M Static RAM organized as 256-kword × 4-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624256A, packaged in a 400-mil plastic SOJ is available for high density mounting.

Features

- Single 5 V supply and high density 28-pin package (DIP and SOJ)
- · High speed

Access time: 20/25/35 ns (maximum)


- Low power dissipation
 Active mode: 350 mW (typical)
 Standby mode: 100 μW (typical)
- Completely static memory

 No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible All inputs and outputs

Ordering Information

Type No.	Access time	Package
HM624256AP-20 HM624256AP-25 HM624256AP-35 HM624256ALP-20 HM624256ALP-25 HM624256ALP-35	20 ns 25 ns 35 ns 20 ns 25 ns 35 ns	400 mil 28-pin plastic DIP (DP-28C)
HM624256AJP-20 HM624256AJP-25 HM624256AJP-35 HM624256ALJP-20 HM624256ALJP-25 HM624256ALJP-35	20 ns 25 ns 35 ns 20 ns 25 ns 35 ns	400 mil 28-pin plastic SOJ (CP-28D)


Pin Arrangement



Pin Description

Pin name	Function
A0 – A17	Address
I/O1 – I/O4	Input/output
CS	Chip select
OE	Output enable
WE	Write enable
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



Function Table

CS	ŌĒ	WE	Mode	V _{CC} current	I/O pin	Ref. cycle
Н	Х	X	Not selected	I _{SB} , I _{SB1}	High-Z	
L	L	Н	Read	lcc	Dout	Read cycle (1) – (3)
L	Н	L	Write	lcc	Din	Write cycle (1)
L	L	L	Write	lcc	Din	Write cycle (2)

Note: 1. X: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	Vin	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.0 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	V	
Input high (logic 1) voltage	V _{IH}	2.2	***************************************	6.0	٧	
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}		0.8	V	

1. $V_{IL} min = -2.0 V$ for pulse width $\leq 10 ns$. Note:

DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$)

		HM624256A-20			HM624256A-25/35					
Parameter	Symbol	Min	Typ*1	Max	Min	Typ*1	Max	Unit	Test conditions	
Input leakage current	I _{LI}			2.0			2.0	μΑ	V _{CC} = max Vin = V _{SS} to V _{CC}	
Output leakage current	I _{LO}		_	2.0			2.0	μА	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}	
Operating power supply current	lcc		-	150	eventure.		120	mA	$\overline{\text{CS}} = V_{ L},$ $I_{ /O} = 0 \text{ mA},$ min cycle	
Standby power supply current	I _{SB}			60			40	mA	CS = V _{IH} , min cycle	
Standby power	I _{SB1}		0.02	2.0		0.02	2.0	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ - 0 V \le \text{Vin} \le 0.2 \text{V or}	
supply current (1)	I _{SB1} *2			100 ^{*2}			100*2	μΑ	$Vin \ge V_{CC} - 0.2 \text{ V}$	
Output low voltage	V _{OL}			0.4		-	0.4	V	I _{OL} = 8 mA	
Output high voltage	V _{OH}	2.4			2.4			V	I _{OH} = -4 mA	

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_{a} = +25^{\circ}\text{C}$ and specified loading.

2. LP and LJP version

Capacitance ($Ta = 25^{\circ}C$, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	Cin		5*2	pF	Vin = 0 V
			6 ^{*3}		
Input/output capacitance	C _{I/O}		8	pF	V _{I/O} = 0 V

 This parameter is sampled and not 100% tested.
 SOJ package
 DIP package Note:

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, unless otherwise noted.)

Test Conditions


• Input pulse levels: 0V to 3.0 V

• Input rise and fall times: 4 ns

• Input timing reference levels: 1.5 V

• Output timing reference levels: 1.5 V


• Output load: See figures




Read Cycle

	HM624256A-20		HM624256A-25		HM624256A-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	^t RC	20		25		35	-	ns
Address access time	t _{AA}		20		25		35	ns
Chip select access time	^t ACS		20		25		35	ns
Chip selection to output in low-Z	t _{CLZ} *1	5		5		5		ns
Output enable to output valid	t _{OE}		10		12		15	ns
Output enable to output in low-Z	toLZ*1	0		0	_	0		ns
Chip deselection to output in high-Z	t _{CHZ} *1	0	10	0	12	0	15	ns
Chip disable to output in high-Z	t _{OHZ} *1	0	10	0	10	0	10	ns
Output hold from address change	t _{OH}	5		5		5		ns
Chip selection to power up time	t _{PU}	0		0		0		ns
Chip deselection to power down time	t _{PD}		12		15		25	ns


Read Timing Waveform (1) *1, *2



Read Timing Waveform (2) *2, *3, *5



Read Timing Waveform (3) *1 , *2 , *4 , *5




- Notes: 1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
 - 2. WE is high for read cycle.

 - Device is continuously selected, \$\overline{CS} = V_{|L}\$.
 Address valid prior to or coincident with \$\overline{CS}\$ transition low.
 - 5. $\overline{OE} = V_{IL}$.


Write Cycle

	HM624256A-20		HM624256A-25		HM624256A-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	twc	20		25	<u></u>	35		ns
Chip selection to end of write	tcw	15		17		25		ns
Address valid to end of write	t _{AW}	16		20		30		ns
Address setup time	^t AS	0		0	-	0		ns
Write pulse width	t _{WP}	15		17		25	-	ns
Write recovery time	t _{WR}	0		0		0		ns
Output disable to output in high-Z*1	^t OHZ	0	10	0	10	0	10	ns
Write to output in high-Z *1	^t WHZ	0	12	0	15	0	15	ns
Data to write time overlap	t _{DW}	12		15		20		ns
Data hold from write time	t _{DH}	0		0		0		ns
Output active from end of write*1	tow	0		0	4 .	0		ns

Write Timing Waveform (1)



Write Timing Waveform (2) *6



- Notes: 1. Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
 - 2. A write occurs during the overlap (tWP) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}.$
 - 3. t_{WB} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 5. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, output remain in a high impedance state.
 - 6. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$
 - 7. Dout is the same phase of write data of this write cycle.
 - 8. Dout is the read data of next address.
 - 9. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.


Low V_{CC} Date Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
V _{CC} for data retention	V_{DR}	2.0			V	<u>CS</u> ≥ V _{CC} -0.2 V,
Data retention current	ICCDR	_	2	50 ^{*1}	μА	Vin \geq V _{CC} -0.2 V or $0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Chip deselect to data retention time	^t CDR	0			ns	
Operation recovery time	t _R	5	-		ms	

Note: 1. $V_{CC} = 3.0 \text{ V}.$

Low V_{CC} Data Retention Timing Waveform



262144-Word × 4-Bit High Speed CMOS Static RAM

The Hitachi HM624257 is a high speed 1M Static RAM organized as 256-kword x 4-bit. It realizes high speed access time (35/45 ns) and low power consumption, employing the advanced CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624257, packaged in a 400-mil plastic SOJ is available for high density mounting.

Features

- Single 5 V supply and high density 32 pin package (SOJ)
- · High speed

Access time:

35 ns/45 ns (max)

· Low power dissipation

Active mode: Standby mode: 350 mW (typ) 100 μW (typ)

Completely static memory required
 No clock or timing strobe required


· Equal access and cycle time

· Directly TTL compatible: All inputs and outputs

Ordering Information

Type No.	Access Time	Package
HM624257JP-35	35 ns	400-mil
HM624257JP-45	45 ns	32-pin
HM624257LJP-35	35 ns	plastic SOJ
HM624257LJP-45	45 ns	(CP-32D)


Pin Arrangement



Pin Description

Pin Name	Function
A0 – A17	Address
I1 – I4	Data input
O1 – O4	Data output
CS	Chip select
WE	Write enable
Vcc	Power supply
Vss	Ground

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin	-0.5^{*1} to $+7.0$	V
Power dissipation	PT	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: *1. Vin min = -2.0V for pulse width ≤ 10 ns.

Function Table

CS	WE	Mode	Vcc Current	Dout Pin	Ref. Cycle
H	×	Not selected	Isb, Isbi	High-Z	
L	Н	Read	Icc	Dout	Read cycle (1)–(2)
L	L	Write	Icc	High-Z	Write cycle (1)–(2)

Note: x; H or L

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Typ	Max	Unit	
Supply voltage	Vcc	4.5	5.0	5.5	V	
	Vss	0	0	0	V	
Input high (logic 1) voltage	VIH	2.2		6.0	V	
Input low (logic 0) voltage	VIL	-0.5*1		0.8	V	

Note: *1. VIL min = -2.0 V for pulse width ≤ 10 ns.

DC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, Vss = 0 V)

Item	Symbol	Min	Typ*1	Max	Unit	Test Conditions
Input leakage current	lIul			2.0	μΑ	$V_{CC} = Max$
•						Vin = Vss to Vcc
Output leakage current	IILOI			2.0	μΑ	CS = Vih
•						Vout = Vss to Vcc
Operating power supply current	Icc		70	120	mA	$\overline{\text{CS}} = \text{Vil.}, \text{ Iout} = 0 \text{ mA},$
						min cycle
Standby power supply current	Isb	_	30	60	mA	$\overline{CS} = V_{IH}$, min cycle
Standby power supply current (1)	Isbi		0.02	2.0	mA	<u>CS</u> ≥ Vcc –0.2 V
	Isb1*2			200 ⁺ ²	μΑ	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V} \text{ or}$
						$Vin \ge Vcc -0.2 V$
Output low voltage	Vol			0.4	V	IoL = 8 mA
Output high voltage	Vон	2.4			V	Iон = −4.0 mA

Notes: *1. Typical limits are at Vcc = 5.0 V, Ta = 25°C and specified loading.

*2. LJP-version

Capacitance (Ta = 25°C, f = 1MHz)

Item	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	Cin		6	pF	Vin = 0 V
Output capacitance	Cout		11	pF	Vout = 0 V

Note: This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, Vcc = 5 V \pm 10%, unless otherwise noted.)

Test Conditions

Input pulse levels:

Vss to 3.0 V


Input rise and fall times:

5 ns

Input and output timing reference levels: 1.5 V

Output load:

See figures



Note:

* Including scope & Jig.


Read Cycle

Item	Cumbal	HM624257-35		HM624257-45		
Item	Symbol	Min	Max	Min	Max	Unit
Read cycle time	trc	35		45		ns
Address access time	taa		35		45	ns
Chip select access time	tacs		35		45	ns
Output hold from address change	tон	5		5		ns
Chip selection to output in Low-Z	tLz*1	5		5		ns
Chip deselection to output in High-Z	tHz*1	0	20	0	20	ns
Chip selection to power up time	tpu	0		0		ns
Chip deselection to power down time	tPD		30		30	ns


Note:

*1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Read Timing Waveform (1) *1*2



Read Timing Waveform (2) *1*3



Notes: *1. \overline{WE} is high for read cycle.

*2. Device is continuously selected, $\overline{\text{CS}} = V_{\text{IL}}$.


*3. Address valid prior to or coincident with \overline{CS} transition Low.

Write Cycle


•	G11	HM6	24257-35	HM624257-45		T I:4
Item	Symbol	Min	Max	Min	Max	Unit
Write cycle time	twc	35	_	45		ns
Chip selection to end of write	tcw	30		40		ns
Address valid to end of write	taw	30		40		ns
Address setup time	tas	0		0		ns
Write pulse width	twp	25		30		ns
Write recovery time	twr	3		3		ns
Data valid to end of write	tow	20		25		ns
Data hold time	tdh	3		3		ns
Write enabled to output in High-Z	twz*1	0	15	0	20	ns
Output active from end of write	tow+1	5		5		ns

Note: *1. Transistion is measured ± 200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) (WE Controlled)



Write Timing Waveform (2) (\overline{CS} Controlled)



Notes: *1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .

*2. twn is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.

*4. Dout is the same phase of write data of this write cycle, if twn is long enough.

^{*3.} If the $\overline{\text{CS}}$ low Transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.


Low Vcc Data Retention Characteristics ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

This characteristics is guaranteed only for L-version.


Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Vcc for data retention	V _{DR}	2			V	$\overline{\text{CS}} \ge \text{Vcc} - 0.2 \text{ V},$
Data retention current	Iccdr		2	100*1	μA	Vin \geq Vcc -0.2 V or
Chip deselect to data retention time	tcdr	0			ns	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Operation recovery time	tr	5			ms	

Note: *1. Vcc = 3.0V.


Low Vcc Data Retention Timing Waveform




LOW LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE




HIGH LEVEL OUTPUT CURRENT VS. HIGH LEVEL OUTPUT VOLTAGE




STANDBY CURRENT VS. AMBIENT TEMPERATURE




HIGH LEVEL INPUT VOLTAGE VS. SUPPLY VOLTAGE




LOW LEVEL OUTPUT CURRENT VS. LOW LEVEL OUTPUT VOLTAGE




STANDBY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. SUPPLY VOLTAGE




SUPPLY CURRENT VS. AMBIENT TEMPERATURE




ACCESS TIME VS. SUPPLY VOLTAGE



ACCESS TIME VS. LOAD CAPACITANCE



ACCESS TIME VS. AMBIENT TEMPERATURE




200 100 50 40 1.4 1.2

SUPPLY CURRENT VS. FREQUENCY

T (ns)

33



262,144-word × 4-bit High Speed CMOS Static RAM

The Hitachi HM624257A is a high speed 1 M Static RAM organized as 256-kword × 4-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing the advanced CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624257A, packaged in a 400-mil plastic SOJ is available for high density mounting.

Features

- Single 5 V supply and high density 32-pin package (DIP)
- · High speed

Access time: 20/25/35 ns (maximum)

· Low power dissipation

Active mode: 350 mW (typical) Standby mode: 100 μ W (typical)


- Completely static memory

 No clock or timing strobe required
- · Equal access and cycle time
- Directly TTL compatible All inputs and outputs

Ordering Information

Type No.	Access time	Package
HM624257AJP-20 HM624257AJP-25 HM624257AJP-35	20 ns 25 ns 35 ns	400-mil 32-pin plastic SOJ (CP-32D)
HM624257ALJP-20 HM624257ALJP-25 HM624257ALJP-35	20 ns 25 ns 35 ns	(01 020)

Pin Arrangement




Pin Description

Pin name	Function
A0 – A17	Address
l1 – l4	Data input
O1 – O4	Data output
CS	Chip select
WE	Write enable
V _{CC}	Power supply
V _{SS}	Ground

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	Vin	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.0 V for pulse width ≤ 10 ns.

Function Table

CS	WE	Mode	V _{CC} current	Dout pin	Ref. cycle
Н	Х	Not selected	I _{SB} , I _{SB1}	High-Z	
L	Н	Read	lcc	Dout	Read cycle (1) - (2)
L	L	Write	lcc	High-Z	Write cycle (1) – (2)

Note: X:H or L

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	V	
Input high (logic 1) voltage	V _{IH}	2.2		6.0	V	
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}		0.8	V	

1. $V_{IL} min = -2.0 V$ for pulse width $\leq 10 ns$.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

		HM62	24257A-	-20	HM624257A-25/35				
Parameter	Symbol	Min	Typ*1	Max	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	I _{LI}			2.0		-	2.0	μА	V _{CC} = max Vin = V _{SS} to V _{CC}
Output leakage current	li _{LO}	******		2.0			2.0	μΑ	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}
Operating power supply current	lcc		Processor .	150			120	mA	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{I/O}} = 0 \text{ mA},$ min cycle
Standby power supply current	I _{SB}			60			40	mA	CS = V _{IH} , min cycle
Standby power	I _{SB1}		0.02	2.0		0.02	2.0	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}$
supply current (1)	I _{SB1} *2			100*2			100*2	μА	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V} \text{ or}$ Vin $\geq \text{V}_{CC} - 0.2 \text{V}$
Output low voltage	V _{OL}			0.4			0.4	V	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			2.4			٧	I _{OH} = -4 mA

Notes: 1. Typical limits are at V_{CC} = 5.0 V, Ta = +25°C and specified loading. 2. LJP version

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	Cin		5	pF	Vin = 0 V
Output capacitance	Cont		8	pF	Vout = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ±10%, unless otherwise noted.)

Test Conditions


• Input pulse levels: 0 V to 3.0 V

• Input rise and fall times: 4 ns

• Input timing reference levels: 1.5 V

• Output timing reference levels: 1.5 V

· Output load: See figures




Read Cycle


		HM624	257A-20	HM624	257 A –25	HM624	257 A –35	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	20		25		35		ns
Address access time	t _{AA}		20		25	-	35	ns
Chip select access time	t _{ACS}		20		25		35	ns
Output hold from address change	tон	5		5		5		ns
Chip selection to output in low-Z	t _{LZ} *1	5		5		5		ns
Chip deselection to output in high-Z	t _{HZ} *1	0	10	0	12	0	15	ns
Chip selection to power up time	t _{PU}	0	-	0		0		ns
Chip deselection to power down time	t _{PD}		12		15		25	ns

Notes: 1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Read Timing Waveform (1) *1, *2



Read Timing Waveform (2) *1, *3



Notes: 1. WE is high for read cycle.


Device is continuously selected, S = V_{IL}.
 Address valid prior to or coincident with T transition Low.

Write Cycle


		HM624	257A-20	HM624	257A-25	HM624	257A-35	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	twc	20		25		35		ns
Chip selection to end of write	tcw	15	_	17		25	_	ns
Address valid to end of write	t _{AW}	16		20		30		ns
Address setup time	t _{AS}	0		0		0		ns
Write pulse width	t _{WP}	15		17		25		ns
Write recovery time	t _{WR}	0		0		0		ns
Data valid to end of write	t _{DW}	12		15		20		ns
Data hold time	t _{DH}	0		0	Acceptance	0		ns
Write enabled to output in high-Z	t _{WZ} *1	0	12	0	15	0	15	ns
Output active from end of write	tow*1	0		0		0	-	ns

Note: 1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) ($\overline{\text{WE}}$ Controlled)



Write Timing Waveform (2) (CS Controlled)



- Notes: 1. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 3. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.
 - 4. Dout is the same phase of write data of this write cycle, if t_{WR} is long enough.


Low V_{CC} Data Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
V _{CC} for data retention	V _{DR}	2.0			V	$CS \ge V_{CC} - 0.2 \text{ V},$ $Vin \ge V_{CC} - 0.2 \text{ V or}$
Data retention current	ICCDR		2	50 ^{*1}	μΑ	0 V ≤ Vin ≤ 0.2 V
Chip deselect to data retention time	tCDR	0			ns	
Operation recovery time	t _R	5	-		ms	

Note: 1. $V_{CC} = 3.0 \text{ V}$

Low $V_{\mbox{\footnotesize CC}}$ data Retention Timing Waveform



HM621100A Series

1048576-word × 1-bit High Speed CMOS Static RAM

The Hitachi HM621100A is a high speed 1M Static RAM organized as 1048576-word × 1-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology. It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM621100A, packaged in a 400-mil plastic SOJ is available for high density mounting.

Features

- Single 5 V supply and high density 28-pin package (DIP and SOJ)
- · High speed

Access time: 20 ns/25 ns/35 ns (maximum)

• Low power dissipation

Active mode: 350 mW (typical) Standby mode: 100 µW (typical)


- Completely static memory required No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible All inputs and outputs

Ordering Information

Type No.	Access time	Package
HM621100AP-20	20 ns	400-mil
HM621100AP-25	25 ns	- 28-pin plastic DIP - (DP-28C)
HM621100AP-35	35 ns	(DF-260)
HM621100ALP-20	20 ns	•
HM621100ALP-25	25 ns	•
HM621100ALP-35	35 ns	
HM621100AJP-20	20 ns	400-mil
HM621100AJP-25	25 ns	- 28-pin plastic SOJ
HM621100AJP-35	35 ns	- (CP-28D)
HM621100ALJP-20	20 ns	
HM621100ALJP-25	25 ns	•
HM621100ALJP-35	35 ns	•

HM621100A Series


Pin Arrangement (DIP and SOJ)



Pin Description

Pin Name	Function
A0 - A19	Address
D	Input
Q	Output
CS	Chip select
WE	Write enable
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



Function Table

CS	WE	Mode	V _{CC} current	Output pin	Ref. cycle
Н	X	Not selected	I _{SB} , I _{SB1}	High-Z	
L	Н	Read	lcc	Dout	Read cycle
L	L	Write	lcc	High-Z	Write cycle

Note: 1. X:H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	Vin	-0.5 ^{*1} to +7.0	٧
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.0 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V_{SS}	0	0	0	V	
Input high (logic 1) voltage	V _{IH}	2.2		6.0	V	
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}		0.8	V	

Note: 1. V_{IL} min = -2.0 V for pulse width \leq 10 ns.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

		HM6	21100A-	·20	HM6	21100A-	25/35		
Parameter	Symbol	Min	Typ*1	Max	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	l _{LI}		*****	2.0	A Proposition of the Control of the		2.0	μΑ	V _{CC} = max Vin = V _{SS} to V _{CC}
Output leakage current	ll _{LO} l	guerrana .		2.0			2.0	μΑ	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}
Operating power supply current	lcc			150		-	120	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = \text{0 mA},$ min cycle
Standby power supply current	I _{SB}			60			40	mA	CS = V _{IH} , min cycle
Standby power	I _{SB1} *2		0.02	2.0		0.02	2.0	mA	$\overline{CS} \ge V_{CC} - 0.2 \text{ V}$ 0 V \le \text{Vin} \le 0.2 \text{V or}
supply current (1)	I _{SB1} *3	.—		100			100	μА	$Vin \ge V_{CC} - 0.2 \text{ V}$
Output low voltage	V _{OL}	_		0.4			0.4	V	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			2.4			٧	I _{OH} = -4 mA

- Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading.
 - 2. P and JP version.
 - 3. LP and LJP version.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	Cin		5 ^{*2}	pF	Vin = 0 V
			6*3		
Output capacitance	Cout	· · · · · · · · · · · · · · · · · · ·	8	pF	Vout = 0 V


Note:

- 1. This parameter is sampled and not 100% tested.
- 2. SOJ package.
- 3. DIP package.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, unless otherwise noted.)

Test Conditions


- Input pulse levels: 0 V to 3.0 V
- Input rise and fall times: 4 ns
- Input timing reference levels: 1.5 V
- Output timing reference levels: 1.5 V
- Output load: See figures




Read Cycle

		HM621	100A-20	HM621	100A-25	HM621	100A-35	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	20		25	-	35		ns
Address access time	t _{AA}		20		25		35	ns
Chip select access time	t _{ACS}		20		25		35	ns
Chip selection to output in low-Z	t _{LZ} *1	5		5	·	5		ns
Chip deselection to output in high-Z	t _{HZ} *1	0	10	0	12	0	15	ns
Output hold from address change	tон	5		5		5		ns
Chip selection to power up time	t _{PU}	0		0		0		ns
Chip deselection to power down time	t _{PD}		12		15		25	ns

Read Timing Waveform (1) *2, *3



Read Timing Waveform (2) *2, *4




Notes: 1. Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

- 2. WE is high for read cycle.
- Device is continuously selected, \$\overline{CS} = V_{|L}\$.
 Address valid prior to or coincident with \$\overline{CS}\$ transition low.


Write Cycle

		HM621100A-20		HM621	100A-25	HM621	100A-35	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	t _{WC}	20		25		35	_	ns
Chip selection to end of write	^t CW	15		17		25	-	ns
Address valid to end of write	t _{AW}	16		20		30		ns
Address setup time	t _{AS}	0		0		0		ns
Write pulse width	t _{WP}	15		17		25		ns
Write recovery time	t _{WR}	0	*******	0		0		ns
Write to output in high-Z	t _{WZ} *1	0	12	0	15	0	15	ns
Data to write time overlap	t _{DW}	12		15		20		ns
Data hold from write time	t _{DH}	0		0		0		ns
Output active from end of write	tow*1	0		0		0	<u></u> ,	ns

Write Timing Waveform (1) (\overline{WE} Controlled)



Write Timing Waveform (2) (CS Controlled)



- Notes: 1. Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
 - 2. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - 3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 - 4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.
 - 5. Dout is the same phase of write data of this write cycle, if t_{WR} is long enough.


Low V_{CC} Data Retention Characteristics (Ta = 0 to +70°C)


This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
V _{CC} for data retention	V _{DR}	2.0			V	$\overline{CS} \ge V_{CC} -0.2 \text{ V},$ Vin $\ge V_{CC} -0.2 \text{ V or}$
Data retention current	ICCDR		2	50 ^{*1}	μΑ	$0 \text{ V} \leq \text{Vin} \leq 0.2 \text{ V}$
Chip deselect to data retention time	tCDR	0			ns	
Operation recovery time	t _R	5			ms	•


Note: 1. $V_{CC} = 3.0 \text{ V}.$

Low V_{CC} Data Retention Timing Waveform












High Level Input Voltage vs. Supply Voltage




High Level Output Current vs. High Level Output Voltage




Low Level Output Current vs. Low Level Output Voltage




Standby Current vs. Ambient Temperature




Standby Current vs. Supply Voltage




Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature





Access Time vs. Supply Voltage



Access Time vs. Load Capacitance







Supply Current vs. Frequency

524288-word × 8-bit High Speed CMOS Static RAM

The Hitachi HM628512 is a 4M-bit static RAM organized 512-kword \times 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.5 μ m Hi-CMOS process technology. The device, packaged in a 525-mil SOP (foot print pitch width) or 400 mil TSOP TYPE II or 600-mil plastic DIP, is available for high density mounting. LP-version is suitable for battery back up system.

Features

- High speed: Fast access time 55/70/85/100 ns (max)
- Low power Standby: 10 μW (typ) (L/L-SL version) Operation: 75 mW/MHz (typ)
- Single 5 V supply
- Completely static memory
 No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs
- Capability of battery back up operation (L/L-SL version)


Ordering Information

Type No.	Access time	Package
HM628512P-5 HM628512P-7 HM628512P-8 HM628512P-10	55 ns 70 ns 85 ns 100 ns	600-mil 32-pin plastic DIP (DP-32)
HM628512LP-5 HM628512LP-7 HM628512LP-8 HM628512LP-10	55 ns 70 ns 85 ns 100 ns	_
HM628512LP-5SL HM628512LP-7SL HM628512LP-8SL HM628512LP-10SL	55 ns 70 ns 85 ns 100 ns	-

Type No.	Access time	Package
HM628512FP-5 HM628512FP-7 HM628512FP-8 HM628512FP-10	55 ns 70 ns 85 ns 100 ns	525-mil 32-pin plastic SOP (FP-32D)
HM628512LFP-5 HM628512LFP-7 HM628512LFP-8 HM628512LFP-10	55 ns 70 ns 85 ns 100 ns	
HM628512LFP-5SL HM628512LFP-7SL HM628512LFP-8SL HM628512LFP-10SL	55 ns 70 ns 85 ns 100 ns	-
HM628512LTT-5*1 HM628512LTT-7*1 HM628512LTT-8*1 HM628512LTT-10*1	55 ns 70 ns 85 ns 100 ns	400-mil 32-pin TSOP II (TTP-32D)
HM628512LTT-5SL*1 HM628512LTT-7SL*1 HM628512LTT-8SL*1 HM628512LTT-10SL*1	55 ns 70 ns 85 ns 100 ns	-
HM628512LRR-5*1 HM628512LRR-7*1 HM628512LRR-8*1 HM628512LRR-10*1	55 ns 70 ns 85 ns 100 ns	400-mil 32-pin TSOP II reverse (TTP-32DR)
HM628512LRR-5SL*1 HM628512LRR-7SL*1 HM628512LRR-8SL*1 HM628512LRR-10SL*1	55 ns 70 ns 85 ns 100 ns	

Note: 1. Preliminary


Pin Arrangement



Pin Description

Symbol	Function
A0 – A18	Address
I/O0 – I/O7	Input/output
CS	Chip select
WE	Write enable
ŌĒ	Output enable
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



Function Table

WE	CS	ŌĒ	Mode	V _{CC} current	Dout pin	Ref. cycle
X	Н	Х	Not selected	I _{SB} , I _{SB1}	High-Z	_
Н	L	Н	Output disable	Icc	High-Z	
Н	L	L	Read	Icc	Dout	Read cycle
L	L	Н	Write	Icc	Din	Write cycle (1)
L	L	L	Write	lcc	Din	Write cycle (2)

Note: X: H or L

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Note: 1. -3.0 V for pulse half-width $\leq 30 \text{ ns}$

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	V	
Input high (logic 1) voltage	V _{IH}	2.2		6.0	V	
Input low (logic 0) voltage	V _{IL}	-0.3 ^{*1}		0.8	V	

Note: 1. -3.0 V for pulse half-width $\leq 30 \text{ ns}$

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V $\pm 10\%$, V_{SS} = 0 V)

Item		Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage curre	ent	I _{LI}			1	μΑ	Vin = V _{SS} to V _{CC}
Output leakage cu	rrent	I _{LO}			1	μА	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating power s current: DC	upply	ICCREAD		10	25	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \overline{\text{WE}} = \text{V}_{\text{IH}},$ others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = \text{0 mA}$
		ICCWRITE		18	35	mA	$\overline{CS} = V_{IL}, \overline{WE} = V_{IL},$ others = $V_{IH}/V_{IL}, I_{I/O} = 0 \text{ mA}$
Operating power supply current	-5	I _{CC1}		55	100	mA	Min cycle, duty = 100%
Supply current	-7			55	90	mA	$\overline{CS} = V_{IL}$, others = V_{IH}/V_{IL} $I_{I/O} = 0$ mA
	-8/10		-	55	80	mA	
		I _{CC2}		15	35	mA	Cycle time = 1 μ s, duty = 100% $I_{I/O}$ = 0 mA, $\overline{CS} \le 0.2 \text{ V}$ $V_{IH} \ge V_{CC}$ =0.2 V, $V_{IL} \le 0.2 \text{ V}$
Standby power sul	pply	I _{SB}		1	3	mA	CS = V _{IH}
Standby power sup	pply	I _{SB1}		0.02	2	mA	$Vin \ge 0 \text{ V}, \overline{CS} \ge V_{CC} -0.2 \text{ V}$
current (1): DC				2*2	100*2	μΑ	
				2*3	50 ^{*3}	μA	
Output low voltage) .	V _{OL}			0.4	V	I _{OL} = 2.1 mA
Output high voltag	е	V _{OH}	2.4			٧	l _{OH} = -1.0 mA

- Notes: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading.
 - 2. This characteristics is guaranteed only for L-version.
 - 3. This characteristics is guaranteed only for L-SL version.

Capacitance $(Ta = 25^{\circ}C, f = 1 \text{ MHz})^{*1}$

Item	Symbol	Тур	Max	Unit	Test conditions
Input capacitance	Cin		8	pF	Vin = 0 V
Input/output capacitance	C _{I/O}		10	pF	V _{I/O} = 0 V

Note:

1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, unless otherwise noted.)

Test Conditions

• Input pulse levels: 0.8 V to 2.4 V

• Input and output timing reference levels: 1.5 V


• Input rise and fall times: 5 ns

• Output load: 1 TTL Gate + C_L (100 pF) (Including scope & jig)

Read Cycle

		HM628	3512-5	HM628	3512-7	HM62	3512-8	HM628	3512-10		
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read cycle time	t _{RC}	55		70		85		100	-	ns	
Address access time	t _{AA}		55		70		85		100	ns	
Chip select access time	tco		55		70		85		100	ns	
Output enable to output valid	^t OE		25		35		45		50	ns	
Chip selection to output in low-Z	t _{LZ}	5	direction of the contract of t	10		10		10		ns	1, 2, 3
Output enable to output in low-Z	^t OLZ	5		5		5	endonnesse .	5	endorship.	ns	1, 2, 3
Chip deselection to output in high-Z	t _{HZ}	0	20	0	25	0	30	0	35	ns	1, 2, 3
Output disable to output in high-Z	^t OHZ	0	20	0	25	0	30	0	35	ns	1, 2, 3
Output hold from address change	^t ОН	10		10		10		10		ns	

Read Timing Waveform*4




- Notes: 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
 - 2. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.
 - 3. This parameter is sampled and not 100% tested.
 - 4. WE is high for read cycle.


Write Cycle

		HM628	3512-5	HM62	8512-7	HM628	3512-8	HM628	3512-10		
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write cycle time	twc	55		70		85		100		ns	
Chip selection to end of write	t _{CW}	50		60		75		80		ns	-
Address setup time	t _{AS}	0		0		0		0		ns	
Address valid to end of write	t _{AW}	50		60		75	Avenue	80		ns	
Write pulse width	t _{WP}	40		50	_	55	_	60		ns	
Write recovery time	t _{WR}	5	_	5		5		5		ns	
WE to output in high-Z	t _{WHZ}	0	20	0	25	0	30	0	35	ns	10
Data to write time overlap	t _{DW}	25		30	. —	35		40		ns	-
Data hold from write time	^t DH	0		0		0		0		ns	
Output active from end of write	^t OW	5		5		5	***************************************	5		ns	10

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fixed)




- Notes: 1. A write occurs during the overlap (twp) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. A write begins at the later transition of CS going low or WE going low. A write ends at the earlier transition of CS going high or WE going high. twp is measured from the beginning of write to the end of write.
 - 2. t_{CW} is measured from \overline{CS} going low to the end of write.
 - 3. tas is measured from the address valid to the beginning of write.
 - 4. two is measured from the earlier of WE or CS going high to the end of write cycle.
 - 5. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
 - 6. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output remain in a high impedance state.
 - 7. Dout is the same phase of the write data of this write cycle.
 - 8. Dout is the read data of next address.
 - 9. If CS is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
 - 10. This parameter is sampled and not 100% tested.

Low V_{CC} **Data Retention Characteristics** (Ta = 0 to +70°C)

This characteristics is guaranteed only for L/L-SL version.

Item	Symbol	Min	Тур	Max	Unit	Test conditions*3
V _{CC} for data retention	V _{DR}	2			V	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ Vin $\ge 0 \text{ V}$
Data retention current	ICCDR		1	50 ^{*1}	μ A	$V_{CC} = 3.0 \text{ V, Vin } \ge 0 \text{ V}$ - $\overline{CS} \ge V_{CC} - 0.2 \text{ V}$
			1	15 ^{*2}	μ A	- CS 2 VCC -0.2 V
Chip select to data retention time	^t CDR	0			ns	See retention waveform
Operation recovery time	t _R	5			ms	

Low $V_{\mbox{\footnotesize{CC}}}$ Data Retention Timing Waveform $(\overline{\mbox{\footnotesize{CS}}}$ Controlled)



- Notes: 1. For L-version and 20 μ A max. at Ta = 0 to 40°C.
 - 2. For SL-version and 3 μ A max. at Ta = 0 to 40°C.
 - 3. CS controls address buffer, WE buffer, OE buffer, and Din buffer. In data retention mode, Vin levels (address, WE, OE, I/O) can be in the high impedance state.

4,194,304-word × 1-bit High Speed CMOS Static RAM

Features

- · High speed:
 - Fast access time: 25/30/35/45 ns (max)

(P-version) 30/35/45 ns (max) (LP-version)


- Single 5 V supply
- Completely static memory

 No clock or timing strobe required
- Equal access and cycle times
- TTL compatible All inputs and outputs
- Thin plastic package for high density mounting

Ordering Informations

Access time	Package
25 ns	400 mil 32-pin SOJ
30 ns	(CP-32DB)
35 ns	
45 ns	
30 ns	
35 ns	
45 ns	
25 ns	400 mil 32-pin TSOP (II)
30 ns	(TTP-32DA)
35 ns	
45 ns	
30 ns	•
35 ns	
45 ns	
	25 ns 30 ns 35 ns 45 ns 30 ns 35 ns 45 ns 35 ns 45 ns 25 ns 30 ns 35 ns 45 ns 35 ns

Pin Arrangement



Pin Description

Pin name	Function
A0 – A21	Address input
Din	Data input
Dout	Data output
CS	Chip select
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

1,048,576-word × 4-bit High Speed CMOS Static RAM

Features

- High speed:
 - Fast access time: 25/30/35/45 ns (max)

(P-version)

30/35/45 ns (max)


(LP-version)

- Single 5 V supply
- Completely static memory
 No clock or timing strobe required
- · Equal access and cycle times
- TTL compatible All inputs and outputs
- · Thin plastic package for high density mounting

Ordering Informations

Type No.	Access time	Package
HM624100JP-25	25 ns	400 mil 32-pin - SOJ
HM624100JP-30	30 ns	(CP-32DB)
HM624100JP-35	35 ns	•
HM624100JP-45	45 ns	•
HM624100JLP-30	30 ns	•
HM624100JLP-35	35 ns	•
HM624100JLP-45	45 ns	
HM624100P-25	25 ns	400 mil 32-pin
HM624100P-30	30 ns	TSOP (II) (TTP-32DA)
HM624100P-35	35 ns	
HM624100P-45	45 ns	
HM624100LP-30	30 ns	
HM624100LP-35	35 ns	
HM624100LP-45	45 ns	

Pin Arrangement



Pin Description

Pin name	Function
A0 – A19	Address input
I/O1 – I/O4	Data input/output
CS	Chip select
WE	Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Static RAM Module

HM66203 Series

131072-word x 8-bit High Density CMOS Static RAM Module

Features

- High Density Industry Standard 32 Pin DIP Mounting 4pcs of 256k Static RAM (SOP; HM62256FP/LFP).
- Single +5V Supply.
- High speed: Fast Access Time 100/120/150ns max.
- Equal Access and Cycle Time.
- Completely Static RAM: No Clock or Timing Strobe Required.
- Low Power


Standby: $40\mu W$ typ. (L-version) Operation: 50mW typ. (f = 1MHz)


- Capability of Battery Back-up Operation (L-version).
- Common Data Input and Output, Three State Outputs.
- Directly TTL Compatible: All Inputs and Outputs.

Ordering Information


Type No.	Access Time	Package
HM66203-10	100ns	
HM66203-12	120ns	
HM66203-15	150ns	600 mil 32 pin
HM66203L-10	100ns	DIP
HM66203L-12	120ns	
HM66203L-15	150ns	

Functional Block Diagram





Pin Arrangement



Pin Description

Pin Name	Function
A0-A14	Address
I/O1-I/O8	Input/output
CS1 – CS4	Chip select
OE	Output enable
WE	Write enable
V_{CC}	Power supply
V_{SS}	Ground
NC	No connection

Truth Table

Mode	CSi	WE	ŌĒ	I/O	Current	Note
Not Selected (Power Down)	H*1	X	X	High-Z	I _{SB} , I _{SB1}	
Read	L*2	Н	L	Dout	I _{CC}	Read Cycle (1) to (3)
Write	L*2	L	Н	Din	ICC	Write Cycle (1)
WIILE	L*2	L	L	Din	I _{CC}	Write Cycle (2)

Note) *1. X: Don't Care (H or L); i = 1, 2, 3, 4 All chips are not selected.
*2. CS1, CS2, CS3 and CS4 pins are used for chip decoding.
Only one chip should be selected.

Two or more chips must not be selected at one time.

HM66203 Series

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to VSS	V_T	-0.5 ^{*1} to +7	V
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Temperature under Bias	T _{bias}	-10 to +85	°C
Power Dissipation	P_T	1.0	W

Note) *1. -3.0V for pulse width ≤ 50 ns

Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	v_{ss}	0	0	0	V
Input High (logic 1) Voltage	V_{IH}	2.2		6.0	V
Input Low (logic 0) Voltage	V_{IL}	-0.5*1	-	0.8	v

Note) *1. -3.0V for pulse width ≤ 50 ns

DC and Operating Characteristics (T_a = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)

Symbol	Test Conditions	min.	typ. *1	max.	Unit	Notes
17 1	$V_{IN} = V_{SS}$ to V_{CC}	_	_	8	μΑ	_
¹ LI	$V_{IN} = V_{SS}$ to 3.5 V	_	- 1	2	μA	· ·
	$\overline{\text{CS}}_{\text{n}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	-	_	8	μА	*2
LO	$\overline{CS_n} = V_{IH} \text{ or } \overline{OE} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } 3.5 \text{ V}$	-	-	2		
I_{CC}	$\frac{\overline{\text{CSN}} = V_{IL}}{I_{I/O} = 0 \text{mA}}$	_	10	25	mA	*3
	MIN. cycle	_	42	80	_	HM66203/L -10
I_{CC1}	duty = 100%	_	37	80	mA	HM66203/L -12
	$I_{I/O} = 0 \text{mA}$	_	35	80		HM66203/L -15
I_{CC2}	$ \overline{CSN} = V_{IL} $ $ V_{IH} = V_{CC} $ $ V_{IL} = 0V $ $ I_{I/O} = 0\text{mA} $ $ f = 1\text{MHz} $	· ·	10	15	mA	*3
I_{SB}	$\overline{\mathrm{CSn}} = V_{IH}$	_	2	12	mA	*2
7	$\overline{\mathrm{CS_n}} \ge V_{CC} - 0.2\mathrm{V}$	_	8	400	μA	HM66203L Series
ISB1	$0V \le V_{IN}$	_	0.16	8	mA	HM66203 Series
VOL	I_{OL} = 2.1mA	_		0.4	V	
V _{OH}	$I_{OH} = -1.0 \text{mA}$	2.4	_		V	
	I _{LI} I _{LO} I _{CC} I _{CC1} I _{SB} I _{SB1} V _{OL}	$ I_{LI} \qquad \frac{V_{IN} = V_{SS} \text{ to } V_{CC}}{V_{IN} = V_{SS} \text{ to } 3.5 \text{V}}$ $ I_{LO} \qquad \frac{\overline{\text{CS}_n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}}{V_{I/O} = V_{SS} \text{ to } V_{CC}}$ $ I_{CC} \qquad \frac{\overline{\text{CS}_n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}}{V_{I/O} = V_{SS} \text{ to } 3.5 \text{V}}$ $ I_{CC} \qquad \frac{\overline{\text{CSN}} = V_{IL}}{I_{I/O} = 0 \text{mA}}$ $ I_{CC1} \qquad \frac{\text{MIN. cycle}}{I_{I/O} = 0 \text{mA}}$ $ I_{CC2} \qquad \frac{\overline{\text{CSN}} = V_{IL}}{V_{IH} = V_{CC}}$ $ I_{CC2} \qquad V_{IL} = 0 \text{V}$ $ I_{I/O} = 0 \text{mA}$ $ I_{CC2} \qquad V_{IL} = 0 \text{V}$ $ I_{I/O} = 0 \text{mA}$ $ I_{SB} \qquad \overline{\text{CSn}} = V_{IH}$ $ I_{SB} \qquad \overline{\text{CSn}} \geq V_{CC} - 0.2 \text{V}$ $ I_{CC2} \qquad 0 \text{V} \leq V_{IN}$ $ I_{CC3} \qquad 0 \text{V} \leq V_{IN}$	$ I_{LI} = \frac{V_{IN} = V_{SS} \text{ to } V_{CC}}{V_{IN} = V_{SS} \text{ to } 3.5 \text{V}} - \frac{CS_n}{V_{IN}} = V_{IH} \text{ or } \overline{OE} = V_{IH} - \frac{V_{I/O} = V_{SS} \text{ to } V_{CC}}{C\overline{Es}_n} = V_{IH} \text{ or } \overline{OE} = V_{IH} - \frac{V_{I/O} = V_{SS} \text{ to } 3.5 \text{V}}{V_{I/O} = V_{SS} \text{ to } 3.5 \text{V}}$ $I_{CC} = \frac{CSN}{I_{I/O}} = 0 \text{mA} - \frac{MIN. \text{ cycle}}{I_{I/O}} - \frac{-1}{I_{I/O}} = 0 \text{mA} - \frac{CSN}{I_{I/O}} = 0 \text{mA} - \frac{CSN}{I_{I/O}} = 0 \text{mA} - \frac{CSN}{I_{I/O}} = 0 \text{mA} - \frac{I_{I/O}}{I_{I/O}} = 0 \text{mA} - \frac{I_{I/O}}{I_{I$	$ I_{LI} = \frac{V_{IN} = V_{SS} \text{ to } V_{CC}}{V_{IN} = V_{SS} \text{ to } 3.5 \text{V}} $	$ I_{LI} = \frac{V_{IN} = V_{SS} \text{ to } V_{CC}}{V_{IN} = V_{SS} \text{ to } 3.5 \text{V}} - \frac{8}{2}$ $ V_{LO} = \frac{\overline{\text{CS}}_{n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}}{\overline{\text{CS}}_{n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}} - \frac{8}{2}$ $ V_{LO} = \frac{V_{SS} \text{ to } V_{CC}}{\overline{\text{CS}}_{n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}} - \frac{2}{2}$ $ V_{I/O} = V_{SS} \text{ to } 3.5 \text{V}$ $ I_{CC} = \frac{CSN}{I_{I/O}} = 0 \text{mA} - \frac{10}{25}$ $ I_{CC} = \frac{MIN. \text{ cycle}}{I_{I/O}} = 0 \text{mA} - \frac{37}{35} = \frac{80}{35}$ $ I_{CC} = \frac{CSN}{I_{I/O}} = 0 \text{mA} - \frac{35}{35} = \frac{80}{35}$ $ I_{CC} = \frac{CSN}{I_{I/O}} = 0 \text{mA}$ $ I_{CC} = \frac{V_{IL}}{I_{I/O}} = 0 \text{mA}$ $ I_{I/O} = 0 \text{mA}$ $ I_{SB} = \frac{CSn}{I_{I/O}} = V_{IH} - \frac{2}{I_{I/O}} = \frac{12}{12}$ $ I_{SB} = \frac{\overline{CS}_{n}}{I_{OV}} \leq V_{IN} - \frac{8}{0.16} = \frac{8}{8}$ $ V_{OL} = \frac{1}{I_{OL}} = 2.1 \text{mA} - \frac{0.4}{0.4}$	$ I_{LI} = \frac{V_{IN} = V_{SS} \text{ to } V_{CC}}{V_{IN} = V_{SS} \text{ to } 3.5 \text{V}} - \frac{8}{2} \mu \text{A}$ $ I_{LO} = \frac{\overline{\text{CS}_n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}}{\overline{\text{CS}_n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}} - \frac{8}{2} \mu \text{A}$ $ I_{LO} = \frac{\overline{\text{CS}_n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}}{\overline{\text{CS}_n} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}} - \frac{2}{2} \mu \text{A}$ $ I_{CC} = \frac{\overline{\text{CSN}} = V_{IL}}{I_{I/O} = 0 \text{mA}} - \frac{10}{25} \text{mA}$ $ I_{CC} = \frac{MIN. \text{ cycle}}{I_{I/O} = 0 \text{mA}} - \frac{37}{35} 80 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n} = V_{IL}}{I_{I/O} = 0 \text{mA}} - \frac{35}{35} 80$ $ I_{CC} = \frac{\overline{\text{CS}_n} = V_{IL}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n} = V_{IH}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{10}{35} 15 \text{mA}$ $ I_{CC} = \frac{\overline{\text{CS}_n}}{I_{I/O} = 0 \text{mA}} - \frac{\overline{\text{CS}_n}}{I_{I/O} $

Note) *1. Typical values are at $V_{CC} = 5.0$ V, $T_a = +25$ °C and specified loading. *2. CSn; All chips are not selected. *3. CSN pins are used for chip decoding. Only one chip should be selected. Two or more chips must not be selected at one time.

Capacitance ($T_a = 25$ °C, f = 1.0MHz)

Parameter	Symbol	Conditions	min.	typ.	max.	Unit
Input Capacitance	C_{IN}	<i>V</i> _{IN} = 0V	_	_	45	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0V$	_	_	50	pF

Note) This parameter is sampled and not 100% tested.

AC Characteristics (T_a = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)


AC Test Conditions

- Input rise and fall times 5ns
- Input and Output timing reference level 1.5V


Read Cycle

Parameter	Symbol	HM66	HM66203-10		HM66203-12		203-15	77	
	By Incor	min.	max.	min.	max.	min,	max.	- Unit	
Read Cycle Time	t _{RC}	100	-	120	_	150	_	ns	
Address Access Time	t _{AA}		100	_	120		150	ns	
Chip Select Access Time	tACS	_	100	_	120		150	ns	
Output Enable to Output Valid	t _{OE}	_	50		60	_	70	ns	
Output Hold from Address Change	^t OH	10	_	10	_	10		ns	
Chip Selection to Output in Low Z	†CLZ	10	_	10	_	10		ns	
Output Enable to Output in Low Z	tolz	5	_	5		5	_	ns	
Chip Deselection to Output in High Z	t _{CHZ}	0	35	0	40	0	50	ns	
Output Disable to Output in High Z	t _{OHZ}	0	35	0	40	0	50	ns	

Timing Waveform of Read Cycle No. 1 *2




Timing Waveform of Read Cycle No. 2 *1,*2,*3,*5



HM66203 Series

Timing Waveform of Read Cycle No. 3 *2,*4,*5



- Note) *1. $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$ and $\overline{CS4}$ pins are used for chip decoding. Only one chip should be selected.


 Two or more chips must not be selected at one
 - time.
 *2. WE is high for read cycle.

- *3. Device is continuously selected, \$\overline{\color{CSN}}\$ = \$V_{IL}\$.
 *4. Address should be valid prior to or coincident with \$\overline{\color{CSN}}\$ transition low.
- *5. $\overline{OE} = V_{IL}$


Write Cycle

_		HM66	203-10	HM66	203-12	HM66	203-15	Unit
Parameter	Symbol	min.	max.	min.	max.	min.	max.	- Ont
Write Cycle Time	twc	100	_	120	_	150		ns
Chip Selection to End of Write	tCW	90	_	100	_	120	_	ns
Address Valid to End of Write	t _{AW}	90	-	100		120	_	ns
Address Set Up Time	tAS	0	-	0		0	_	ns
Write Pulse Width	t _{WP}	75	_	90	_	110		ns
Write Recovery Time	t _{WR}	10	-	0		0	_	ns
Write to Output in High Z	twHZ	0	35	0	40	0	50	ns
Data to Write Time Overlap	t _{DW}	40	_	50	_	60	-	ns
Data Hold from Write Time	t _{DH}	0	_	0	_	0	_	ns
Output Disable to Output in High Z	^t OHZ	0	35	0	40	0	50	ns
Output Active from End of Write	tow	5	_	5	_	5		ns

Timing Waveform of Write Cycle (1) $(\overline{OE}\ Clock)$



Timing Waveform of Write Cycle (2) $(\overline{OE} \text{ Low Fixed})^{*6}$



*1. CS1, CS2, CS3 and CS4 pins are used for chip decoding. Only one chip should be selected.

Two or more chips must not be selected at one time *2. A write occurs during the overlap (t_{WP}) of a low $\overline{\text{CSN}}$ and a low $\overline{\text{WE}}$.

*3. twn is measured from the earlier of CSN or WE going high to the end or write cycle.

*4. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.

*5. If the <u>CSN</u> low transition occurs simultaneously with the <u>WE</u> low transition or after the <u>WE</u> low transition,

*6. OE is continuously low. (OE = V_{IL})

*7. Dout should be held in phase of the written data during this write cycle.

*8. Dout is the read data of next address.
*9. If CSN is low during this period, I/O pins are in the output state. The input signals which are opposite to the output level should not be applied to I/O pins.

Low V_{CC} Data Retention Characteristics ($T_a = 0$ °C to +70°C)


(Data retention characteristics is guaranteed only for HM66203L Series.)

Parameter	Symbol	min.	typ.	max.	Unit	Test Conditions
V _{CC} for Data Retention	V_{DR}	2.0		_	v	$\overline{\mathrm{CSn}} \ge V_{CC} - 0.2\mathrm{V}$
Data Retention Current	I_{CCDR}	_	_	200	μΑ	$\frac{V_{CC}}{\text{CSn}} = 3.0\text{V}$ $\overline{\text{CSn}} \ge 2.8\text{V}^{*2}, 0\text{V} \le V_{IN}$
Chip Deselect to Data Retention Time	t _{CDR}	0	-		ns	- 111
Operation Recovery Time	t_R	$t_{RC}^{[1]}$		_	ns	See Retention Waveform


Note) *1. t_{RC} = Read Cycle Time. *2. CSn: All chips are not selected.

HM66203 Series

Low $V_{\it CC}$ Data Retention Waveform



Package Dimension (Unit: mm)



HM66204 Series

131072-word x 8-bit High Density CMOS Static RAM Module

The HM66204 is a high density 1 M-bit static RAM module consisted of 4 pieces of HM62256FP/LFP products (SOP type 256k static RAM) and a HD74HC138FP equivalent product (SOP type CMOS decoder logic).

An outline of the HM66204 is the standard 600 mil width 32 pin dual-in-line package. Its pin arrangement is completely compatible with 1 M-bit monolithic static RAM.

The HM66204 offers the features of low power and high speed by using high speed CMOS devices. And, the HM66204 makes high density mounting possible with no surface mount technology.

These features make the HM66204 ideally suited for high density compacted memory systems.

Features


- High density 32 pin DIP
 - Mounting 4 pcs. of 256k static RAM (SOP; HM62256FP/ LFP) and CMOS decoder logic (SOP; HD74HC138FP equivalent)
- Pin compatible with 1M monolithic static RAM
- High speed
 - Fast access time 120 ns/150 ns (maximum)
- Equal access and cycle time
- Completely static RAM
 - No clock or timing strobe required
- Low power standby and low power operation
 - Standby 40 μ W (typical) (L-version)
 - Operation 50 mW(typical) (f = 1 MHz)
- Common data input and output, three state outputs
- Capable of battery backup operation (L-version)

Ordering Information


Part No.	Access Time	Package
HM66204-12	120 ns	
HM66204-15	150 ns	
HM66204L-12	120 ns	— 600-mil 32-pin DIP
HM66204L-15	150 ns	

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Voltage on any pin relative to VSS	V _T	-0.5 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C
Power dissipation	P _T	1.0	W



Pin Arrangement




Pin Description

Pin Name	Function
A0 - A16	Address
I/O1 - I/O8	Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
VCC	Power Supply
v_{SS}	Ground
NC	No Connection

HM66204 Series

Block Diagram



Mode Selection

Mode	ĊS	WE	ŌĒ	I/O	Current	Note
Not selected (Power down)	Н	X	X	High-Z	I _{SB} , I _{SB1}	
Read	L	Н	L	Dout	I _{CC}	Read cycle (1) - (3)
	L	L	Н	Din	I _{CC}	Write cycle (1)
Write	L	L	L	Din	I _{CC}	Write cycle (2)

Note) X = Don't care (H or L)

Electrical Characteristics

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
2 1 1	V_{CC}	4.5	5.0	5.5	V	
Supply voltage	V_{SS}	0	0	0	V	
		3.85*1	_	6.0	V	A15, A16, $\overline{\text{CS}}$
Input high (logic 1) Voltage	V_{IH}	2.2	_	6.0	V	Others except A15, A16, CS
Input low (logic 0) Voltage	V_{IL}	-0.5	_	0.8	V	

Note) *1. V_{IH} min is determined by $V_{CC} \times 0.7$.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

Symbol	Min	Typ*1	Max	Unit	Test Conditions	Notes
.1	-	_	8	μА	$V_{in} = V_{SS}$ to V_{CC}	
IILII			2 μA $V_{in} = V_{SS}$ to 3.5V			
	_		8	μА	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$	
· ITO	_		2	μΑ	$\overline{\text{CS}} = V_{IH} \text{ or } \overline{\text{OE}} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } 3.5 \text{ V}$	
I _{CC}		10	25	mA	$\overline{CS} = V_{IL}$ $I_{I/O} = 0 \text{mA}$	
I _{CC1}	_	37	80	4	MIN. cycle duty = 100%	-12
	_	35	80	mA	$I_{I/O} = 0 mA$	-15
I _{CC2}	_	10	15	mΑ	$\overline{\text{CS}}$ = V _{IL} , V _{IH} = V _{CC} V _{IL} = 0V, I _{I/O} = 0mA f = 1MHz	
I _{SB}	-	2	12	mA	$\overline{CS} = V_{IH}$	
I _{SB1}	_	8	400	μΑ	$\frac{\overline{\text{CS}} \ge V_{\text{CC}} - 0.2V}{\text{A15 \cdot A16} \ge V_{\text{CC}} - 0.2V}$	HM66204L Series
201	_	0.16	8	mA	or $0V \le A15 \cdot A16 \le 0.2V$	
VOL			0.4	V	$I_{OL} = 2.1 \text{ mA}$	
V _{OH}	2.4		_	V	$I_{OH} = -1.0 \text{ mA}$	
	ILII ILOI ICC ICC1 ISB ISB1 VOL	I _{LI}	I _{LI}	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ I_{LI} = $

Note) *1. Typical values are at $V_{CC} = 5.0V$, $T_a = +25^{\circ}C$ and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	_	45	pF	Vin = 0V
Input/output capacitance	$C_{I/O}$	_	_	50	pF	$V_{I/O} = 0V$

Note) This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

AC Test Conditions

• Input pulse levels:

0.8V to 4.0V... CS, A15, A16

0.8V to $2.4V\ldots$ Other pin except $\overline{\mbox{CS}}$,

A15, A16

• Input rise and fall times: 5 ns

• Input and output timing reference level: 1.5V


• Output load: 1 TTL Gate and C_L (100pF)

(Including scope & jig)


Read Cycle

Parameter	Symbol	HM66	204-12	HM66204-15		***
		min	max	min	max	- Unit
Read cycle time	tRC	120	_	150		ns
Address access time	t _{AA}	***	120	_	150	ns
Chip select access time	^t ACS	_	120	_	150	ns
Output enable to output valid	tOE		60	_	70	ns
Output hold from address change	tOH	10		10	_	ns
Chip selection to output in low Z	tCLZ	10		10	<u>-</u>	ns
Output enable to output in low Z	tOLZ	5	_	5	_	ns
Chip deselection to output in high Z	tCHZ	0	40	0	50	ns
Output disable to output in high Z	tOHZ	0	40	0	50	ns

Read Cycle Timing No. 1*1




Read Cycle Timing No. 2*1,*2,*4



HM66204 Series

Read Cycle Timing No. 3*1, *3, *4



Notes) *1. WE is high for read cycle.

*2. Device is continuously selected, \(\overline{CS} = V_{IL}\).


*3. Address should be valid prior to or coincident with \(\overline{CS}\) transition low.

*4. \(\overline{OE} = V_{IL}\).


Write Cycle

Symbol	HM66	204-12	HM66204-15		TT
	min	max	min	max	- Unit
twc	120	_	150	_	ns
t _{CW}	100	_	120	-	ns
tAW	100	_	120	-	ns
tAS	0	_	0	_	ns
t _{WP}	90	_	110	_	ns
twR	5	_	5	_	ns
twhz	0	40	0	50	ns
t _{DW}	50	_	60	_	ns
^t DH	0	_	0		ns
tOHZ	0	40	0	50	ns
tow	5	-	5	-	ns
	twc tcw tAW tAS twp twR twHZ tDW tOHZ	Symbol min twc 120 tCW 100 tAW 100 tAS 0 tWP 90 tWR 5 tWHZ 0 tDW 50 tDH 0 tOHZ 0	min max twc 120 - tcw 100 - tAW 100 - tAS 0 - twp 90 - twr 5 - twr 5 - twr 0 40 tDw 50 - tDH 0 - tOHZ 0 40	Symbol min max min twc 120 - 150 tcw 100 - 120 tAW 100 - 120 tAS 0 - 0 twp 90 - 110 twr 5 - 5 twr 5 - 5 twr 0 40 0 tDW 50 - 60 tDH 0 - 0 tOHZ 0 40 0	Symbol min max min max twc 120 - 150 - tcw 100 - 120 - tAW 100 - 120 - tAS 0 - 0 - twp 90 - 110 - twr 5 - 5 - twr 5 - 5 - twr 0 40 0 50 tpw 50 - 60 - tDH 0 - 0 - tor 0 40 0 50

Write Cycle Timing No. 1 (OE Clock)



Write Cycle Timing No. 2*5 (OE Low Fixed)



- Notes) *1. A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE} .
 - *2. twR is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
 - *3. During this period, I/O pins are in the output state.
 - The input signals of opposite phase to the outputs must not be applied.
 - *4. If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
 - *5. \overline{OE} is continuously low. ($\overline{OE} = V_{IL}$)
 - *6. Dout should be held in phase of the written data during this write cycle.

 - *7. Dout is the read data of next address.
 *8. If CS is low during this period, I/O pins are in the output state. The input signals which are opposite to the output level should not be applied to I/O pins.


Low V_{CC} Data Retention Characteristics (Ta = 0°C to +70°C)

Data retention characteristics is guaranteed only for L version.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
V _{CC} for data retention	V _{DR}	2.0	_	_	v	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ A15, A16 $\ge \text{V}_{\text{CC}} - 0.2\text{V}$ or A15, A16 $\le 0.2\text{V}$
Data retention current	ICCDR	_	_	200	μΑ	$V_{CC} = 3.0V, \overline{CS} \ge 2.8V$ $A15 \cdot A16 \ge 2.8V$ or $0V \le A15 \cdot A16 \le 0.2V$
Chip deselect to data retention time	t _{CDR}	0	_	_	ns	- See retention waveform
Operation recovery time	t _R	t _{RC} *1	_	_	ns	- See retention waveform


Note) *1. t_{RC} = Read Cycle Time.

Low V_{CC} Data Retention Waveform



HM66204 Series

Package Dimension; Unit: mm (inch)



524,288-word × 8-bit High Density CMOS Static RAM Module

The HM66205L is a high density 4-Mbit static RAM module which consists of 4 pieces HM628128LT products (TSOP type 1M static RAM) and a HD74ACT138FP equivalent product (SOP type CMOS decoder logic).

An outline of the HM66205L is the standard 600-mil width 32-pin dual-in-line package. Its pin arrangement is completely compatible with 4-Mbit monolithic static RAM.

The HM66205L offers the features of low power and high speed by using high speed CMOS devices. And, the HM66205L makes high density mounting possible without surface mount technology.

These features make the HM66205L ideally suited for high density compacted memory systems.


Features

- High density 32-pin DIP
 - Mounting 4 pcs. of 1M static RAM (TSOP; HM628128LT) and CMOS decoder logic (SOP; HD74ACT138FP equivalent)
- Pin compatible with 4M monolithic static RAM
- · High speed
 - Fast access time: 85 ns/100 ns/120 ns (max)
- · Equal access and cycle time
- · Completely static RAM
 - No clock or timing strobe required
- Low power standby and low power operation
 - Standby: 40 μW (typical)
 - Operation: 80 mW (typical)
- Comon data input and output, three state outputs
- Capable of battery backup operation
- · Directry TTL compatible: All inputs and outputs

Ordering Information

Type No.	Access time	Package
HM66205L-85	85 ns	600-mil 32-pin DIP
HM66205L-10	100 ns	02 piii bii
HM66205L-12	120 ns	


Pin Arrangement



Pin Description

Pin name	Function
A0 – A18	Address
I/O1 – I/O8	Input/output
CS	Chip select
WE	Write enable
ŌĒ	Output enable
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



Truth Table

Mode	CS	WE	ŌĒ	I/O	Current	Ref. cycle
Not selected (Power down)	Н	Х	Х	High-Z	I _{SB} , I _{SB1}	
Read	L	Н	L	Dout	Icc	Read cycle (1) - (3)
Write	L	L	Н	Din	Icc	Write cycle (1)
	L	L	L	Din	Icc	Write cycle (2)

Note: X = Don't care (H or L)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.5 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to} + 70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2	-	6.0	٧
	V _{IL}	-0.3 ^{*1}		0.8	V

Note: 1. -3.0 V for pulse half-width $\leq 30 \text{ ns}$.

DC Characteristics (V_{CC} = 5 V \pm 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage currentent	I _{LI}			8	μА	Vin = V _{SS} to V _{CC}
Output leakage currentent	I _{LO}			8	μА	$\overline{CS} = V_{IH}, \overline{OE} = V_{IH}$ or $V_{I/O} = V_{SS}$ to V_{CC}
Operating power supply current: DC	Icc		19	46	mA	$\overline{CS} = V_{IL}$, others V_{IH}/V_{IL} $I_{I/O} = 0$ mA
Average operating power supply current (1)	loc ₁		48	89	mA	Min cycle, duty = 100% $\overline{CS} = V_{ L}$, $I_{ /O} = 0$ mA, others $V_{ H}/V_{ L}$
Average operating power supply current (2)	lcc2		16	36	mA	Cycle time = 1 μ s, duty = 100%, $I_{I/O}$ = 0 mA, $\overline{CS} \le 0.2$ V, V_{IH} = V_{CC} -0.2 V, $V_{IL} \le 0.2$ V
Standby power supply current: DC	I _{SB}	_	4	12	mA	CS = V _{IH}
Standby power supply current (1)	I _{SB1}		8	400	μА	$\frac{\text{Vin} \ge 0 \text{ V}}{\overline{\text{CS}}} = \text{V}_{\overline{\text{CC}}} - 0.2$
Output low voltage	V _{OL}			0.4	V	l _{OL} = 2.1 mA
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -1.0 mA

Note: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test conditions	Notes
Input capacitance (1)	Cin1	-	45	рF	Vin = 0 V	A0 – A16, WE, OE
Input capacitance (2)	Cin2		45	pF	Vin = 0 V	A17 – A18, CS
Input/output capacitance	C _{I/O}		50	pF	V _{I/O} = 0 V	I/O1 — I/O8

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, unless otherwise noted.)

Test Condition

• Input pulse levels: 0.8 V to 2.4 V

• Input rise and fall times: 5 ns


• Input and output timing reference level: 1.5 V

• Output load: 1 TTL Gate and CL = 100 pF (Including scope and jig)


Read Cycle

		HM66205L-85 HM66205L-10		HM66				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	85		100		120		ns
Address access time	t _{AA}		85	6/25/0256	100		120	ns
Chip select access time	t _{ACS}		85		100		120	ns
Output enable to output valid	t _{OE}		45		50		60	ns
Chip selection to output in low-Z	t _{CLZ}	10		10		10		ns
Output enable to output in low-Z	toLZ	5		5		5		ns
Chip deselection to output in high-Z	t _{CHZ}	0	30	0	35	0	45	ns
Output disable to output in high-Z	t _{OHZ}	0	30	0	35	0	45	ns
Output hold from address change	^t OH	10		10		10		ns


Read Timing Waveform (1) *1



Read Timing Waveform (2) *1 , *2 , *4



Read Timing Waveform (3) *1, *3, *4




Notes: 1. WE is high for read cycle.

- Device is continuously selected, S = V_{IL}.
 Address should be valid prior to or coinsident with T transition low.
- 4. $\overline{OE} = V_{IL}$


Write Cycle

		HM66	205L-85	HM66	205L-10	HM66	205L-12	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	twc	85		100		120		ns
Chip selection to end of write	tcw	75		90		100		ns
Address setup time	t _{AS}	0	-	0		0		ns
Address valid to end of write	t _{AW}	75		90		100	P	ns
Write pulse width	t _{WP}	65		75		85		ns
Write recovery	[†] WR	5		5		10		ns
Write to output in high-Z	^t WHZ	0	30	0	35	0	40	ns
Data to write time overlap	t _{DW}	35		40		45		ns
Data hold from write time	t _{DH}	0		0		0		ns
Output active from end of write	tow	5		5		5	· <u></u>	ns

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) *5 (OE Low Fixed)




- Notes: 1. A write occures during the overlap (t_{WP}) of a low \overline{CS} and low \overline{WE} .
 - t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
 - 4. If the CS low transition occures simultaneously with the WE low transition or after the WE low transition, output remain in a high impedance state.
 - 5. \overline{OE} is continuously low. $(\overline{OE} = V_{IL})$.
 - 6. Dout should be held in the phase of the written data during this write cycle.
 - 7. Dout is the read data of next address.
 - 8. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state. The input signals which are opposite to the output level should not be applied to I/O pins.


Low V_{CC} **Data Retention Characteristics** (Ta = $0 \text{ to} + 70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
V _{CC} for data retention	V _{DR}	2.0			V	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ A17•A18 $\ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ Vin $\ge 0 \text{ V}$
Data retention current	ICCDR		4	200	μА	$V_{CC} = 3.0 \text{ V},$ $\overline{CS} \ge V_{CC} - 0.2 \text{ V},$ $Vin \ge 0 \text{ V}$
Chip deselect to data retention time	tCDR	0			ns	See retention waveform
Operation recovery time	t _R	5			ms	wavelonn

Low V_{CC} Data Retention Waveform



Package Dimension



16,384-word × 16-bit High Speed Static RAM Module

The HB66B1616A is a high speed 16K × 16 Static RAM module, mounted 4 pieces of 64 Kbit SRAM (HM6289JP) sealed in SOJ package. An outline of the HB66B1616A is 36-pin dual in-line package. Therefore, the HB66B1616A makes high density mounting possible without surface mount technology. The HB66B1616A provides common data inputs and outputs. Its module board has decoupling capacitors to reduce noise.

Features

• Single 5 V (± 5%) supply

High speed

- Access time: 25 ns/35 ns (max)

· Low power dissipation

- Active mode: 1200 mW typ

- Standby mode: 300 mW typ (TTL level)

0.4 mW typ (CMOS level)

· Equal access and cycle time

· Completely static RAM


- No clock or timing strobe required

• Directry TTL compatible: All inputs and outputs

Ordering Information

Part No.	Access time	Package
HB66B1616A-25	25 ns	36-pin dual in-line
HB66B1616A-35	35 ns	leaded type


Pin Arrangement



Pin Description

Pin name	Function
A0 – A13	Address input
DQ0 – DQ15	Data-in, Data-out
CS	Chip select
WE	Write enable
ŌĒ	Output enable
V _{CC}	Power supply (+5 V)
V _{SS}	Ground

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	Vin	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	4.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.0 V for pulse width ≤ 10 ns.

Truth Table

CS	ŌĒ	WE	Mode	V _{CC} current	I/O pin	Ref. cycle
Н	Х	Х	Not selected	I _{SB} , I _{SB1}	High-Z	
L	L	Н	Read	lcc	Dout	Read cycle (1) – (3)
L	Н	L	Write	Icc	Din	Write cycle (1) – (2)
L	L	L	Write	Icc	Din	Write cycle (3) – (6)

Note: X means don't care.

Recommended DC Operating Conditions (Ta = 0 to 70° C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.75	5.0	5.25	V	
	V _{SS}	0.0	0.0	0.0	V	
Input high (ligic 1) voltage	V _{IH}	2.2		6.0	V	
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}		0.8	V	

Note: 1. $V_{IL} min = -2.0 V$ for pulse width $\leq 10 ns$.

DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test condition Note
Input leakage current	I _{IL}	-10		10	μА	$V_{CC} = max$ $Vin = V_{SS}$ to V_{CC}
Output leakage current	l _{LO}	-2		2	μΑ	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}
Operating power supply current	Icc		240	480	mA	$\overline{CS} = V_{IL}$, $I_{I/O} = 0$ mA min. cycle
Standby power supply current	I _{SB}		60	120	mA	CS = V _{IH} min. cycle
Standby power supply current (1)	I _{SB1}		0.08	8	mA	$\overline{CS} = \ge V_{CC} - 0.2 \text{ V}$ $0 \text{ V} \le \text{Vin} \le 0.2 \text{ V or}$ $\text{Vin} \ge V_{CC} - 0.2 \text{ V}$
Output high voltage	V _{OH}	2.4			V	I _{OH} = -4 mA
Output low voltage	V _{OL}			0.4	V	I _{OL} = 8 mA

Note: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_{a} = +25^{\circ}\text{C}$ and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz) *1

Parameter	Symbol	Min	Max	Unit	Test condition
Input capacitance (Address, CS, OE, WE)	Cin	-	35	pF	Vin = 0 V
Input/output capacitance (DQ)	C _{I/O}		15	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 5%, unless otherwise noted)


Test Conditions

• Input pulse levels: V_{SS} to 3.0 V

• Input rise and fall times: 5 ns

• Input and output timing reference levels: 1.5 V

· Output load: See figures




Read Cycle


		HB66B1616A-25		HB66B1616A-35			
Parameter	Symbol	Min	Max	Min	Max	Unit	
Read cycle time	t _{RC}	25		35		ns	
Address access time	t _{AA}		25	*******	35	ns	
Chip select access time	tACS		25		35	ns	
Chip selection to output in low-Z	t _{CLZ} *1	5		5		ns	
Output enable to output valid	^t OE		12		15	ns	
Output enable to output in low-Z	toLz*1	0		0	_	ns	
Chip deselection to output in high-Z	t _{CHZ} *1	0	12	0	20	ns	
Chip disable to output in high-Z	t _{OHZ} *1	0	10	0	10	ns	
Output hold from address change	^t OH	3		5		ns	
Chip selection to power up time	t _{PU}	0		0		ns	
Chip deselection to power down time	t _{PD}		25		30	ns	

Note: 1. Output transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tasted.


Read Timing Waveform (1) *1



Read Timing Waveform (2) *1, *2, *4



Read Timing Waveform (3) *1, *3, *4



- Notes: 1. WE is high for read cycle.


 - Device is continuously selected, \$\overline{CS}\$ = V_{IL}.
 Address valid prior to or coincident with \$\overline{CS}\$ transition Low.
 - 4. $\overline{OE} = V_{IL}$.

Write Cycle


		HB66E	HB66B1616A-25		31616A-35		
Parameter	Symbol	Min	Max	Min	Max	Unit	
Write cycle time	twc	25		35		ns	
Chip selection to end of write	tcw	20		30		ns	
Address valid to end of write	^t AW	20		30		ns	
Address setup time	^t AS	0		0		ns	
Write pulse width	t _{WP}	20		30		ns	
Write recovery time	t _{WR}	0		0		ns	
Output disable to output in high-Z	t _{OHZ} *1	0	10	0	10	ns	
Write to output in high-Z	t _{WHZ} *1	0	8	0	10	ns	
Data to write time overlap	t _{DW}	12		20		ns	
Data hold from write time	t _{DH}	0		0		ns	
Output active from end of write	tow*1	5		5		ns	

Note: 1. Output transition is measured ± 200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tasted.


Write Timing Waveform (1) ($\overline{OE} = H$, \overline{WE} Controlled)




Write Timing Waveform (2) $(\overline{OE} = H, \overline{CS} \text{ Controlled})$




Write Timing Waveform (3) (\overline{OE} = Clocked, \overline{WE} Controlled)




Write Timing Waveform (4) $(\overline{OE} = L, \overline{CS} \text{ Controlled})$



Write Timing Waveform (5) ($\overline{OE} = L$, \overline{WE} Controlled)




Write Timing Waveform (6) ($\overline{OE} = L$, \overline{CS} Controlled)



Notes: 1.

- I. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$. (twp).
- 2. t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
- 4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, the output buffers remain in a high impedance state.
- 5. If $\overline{\text{CS}}$ is low during this period, I/O pins are in the output state after t_{OW}. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. Dout is the sample phase of write data of this write cycle, if twR is long enough.
- 7. If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{OE}}$ high transition or after the $\overline{\text{OE}}$ transition, the output buffers remain in a high impedance state.

Package Dimension



262,144-word × 8-bit High Speed Static RAM Module

The HB66A2568A is a high speed $256k \times 8$ Static RAM module, mounted 8 pieces of 256-kbit SRAM (HM6207HJP) sealed in SOJ package. An outline of the HB66A2568A is 60-pin zigzag inline package. Therefore, the HB66A2568A makes high density mounting possible without surface mount technology. The HB66A2568A provides separate data inputs and output. Its module board has decoupling capacitors to reduce noise.

Features

• Single 5 V (±10%) supply

· High speed

Access time: 25 ns/35 ns (max)

 Low power dissipation Active mode: 2400 mW typ

Standby mode: 800 mW typ (TTL level)

0.8 mW typ (CMOS level)

· Equal access and cycle time


Completely static RAM
 No clock or timing strobe required

• Directly TTL compatible: All inputs and outputs

Ordering Information

Type No.	Access time	Package
HB66A2568A-25	25 ns	60-pin zigzag in-line
HB66A2568A-35	35 ns	leaded type


Pin Arrangement



Pin Description

Pin name	Function
A0 – A17	Address Input
D0 – D7	Data-in
Q0 – Q7	Data-out
CS1, CS2	Chip select
WE	Write enable
V _{CC}	Power supply (+5 V)
V _{SS}	Ground
NC	No connection

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	Vin	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	8.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to + 85	°C

Note: 1. Vin min = -2.5V for pulse width ≤ 10 ns.

Truth Table

CS 1, 2	WE	Mode	V _{CC} current	Dout pin	Ref. cycle
H	X	Not selected	I _{SB} , I _{SB1}	High-Z	
L	Н	Read	lcc	Dout	Read cycle
L	L	Write	lcc	High-Z	Write cycle

Note: X means don't care.

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0.0	0.0	0.0	V	
Input high (logic 1) voltage	V _{IH}	2.2		6.0	V	
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}		0.8	V	

Note: 1. $V_{IL} min = -2.0 V$ for pulse width $\leq 10 ns$.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%, V_{SS} = 0 V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test condition Note
Input leakage current	ILI	-10		10	μА	$V_{CC} = Max.$ $Vin = V_{SS} \text{ to } V_{CC}$
Output leakage current	I _{LO}	-10		10	μА	\overline{CS} 1,2 = V_{IH} $V_{I/O}$ = V_{SS} to V_{CC}
Operating power supply current	Icc		480	960	mA	$\overline{\text{CS}}$ 1,2 = V _{IL} , I _{I/O} 0 mA min. cycle, duty = 100%
Standby power supply current	I _{SB}		160	320	mA	CS1,2 = V _{IH} min. cycle
Standby power supply current (1)	I _{SB1}		0.16	16	mA	\overline{CS} 1,2 \geq V _{CC} -0.2 V 0 V \leq Vin \leq 0.2 V or Vin \geq V _{CC} -0.2 V
Output high voltage	V _{OH}	2.4	-		V	I _{OH} = -4mA
Output low voltage	V _{OL}		<u> </u>	0.4	V	I _{OL} = 8 mA

Note: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz) *1

Parameter	Symbol	Min	Max	Unit	Test condition
Input capacitance (Address, WE)	C _{I1}		70	pF	Vin = 0 V
Input capacitance (CS)	C _{l2}		45	pF	Vin = 0 V
Input capacitance (Data in)	C _{I3}		12	pF	Vin = 0 V
Output capacitance (Data out)	CO		16	pF	Vout = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0°C to +70°C, V_{CC} = 5 V ± 10%, unless otherwise noted.)


Test Conditions

- Input pulse levels: V_{SS} to 3.0 V

• Input rise and fall times: 5 ns

• Input and output timing reference levels: 1.5 V

· Output load: See figures




Read Cycle


	Symbol	HB66A2568A-25		HB66A2568A-35		
Parameter		Min	Max	Min	Max	Unit
Read cycle time	tRC	25		35		ns
Address Access time	t _{AA}		25	_	35	ns
Chip select access time	† _{ACS}		25		35	ns
Output hold from address change	tон	5		5	· ——	ns
Chip selection to output in low-Z	t _{LZ} *1	5		5		ns
Chip deselection to output in high-Z	t _{HZ} *1	0	12	0	20	ns
Chip selection to power up time	t _{PU}	0		0		ns
Chip deselection to power down time	t _{PD}		15		25	ns

Note: 1. Tansition is measured ± 200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Read Timing Waveform (1) *1 , *2



Read Timing Waveform (2) *1, *3




Notes: 1. WE is high for read cycle.
2. Device is continuously selected, $\overline{CS} = V_{|L}$.
3. Address valid prior to or coincident with \overline{CS} transition Low.

Write Cycle


Symbol	HB66A2568A-25		HB66A2568A-35		
	Min	Max	Min	Max	Unit
twc	25		35		ns
tcw	20		30		ns
t _{AW}	20		30	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ns
t _{AS}	0		0		ns
t _{WP}	20		30		ns
twR	3	E-100-0-1	3		ns
t _{DW}	15		20		ns
t _{DH}	0		0		ns
t _{WZ} *1	0	8	0	10	ns
t _{OW} *1	0		0		ns
	twc tcw taw tas twp twn tbu	Symbol Min tWC 25 tCW 20 tAW 20 tAS 0 tWP 20 tWR 3 tDW 15 tDH 0 tWZ*1 0	Symbol Min Max tWC 25 — tCW 20 — tAW 20 — tWP 20 — tWR 3 — tDW 15 — tDH 0 — tWZ*1 0 8	Symbol Min Max Min tWC 25 — 35 tCW 20 — 30 tAW 20 — 30 tAS 0 — 0 tWP 20 — 30 tWR 3 — 3 tDW 15 — 20 tDH 0 — 0 tWZ*1 0 8 0	Symbol Min Max Min Max tWC 25 — 35 — tCW 20 — 30 — tAW 20 — 30 — tAS 0 — 0 — tWP 20 — 30 — tWR 3 — 3 — tDW 15 — 20 — tDH 0 — 0 — tWZ*1 0 8 0 10

Note: 1. Trasition is measured ± 200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

Write Timing Waveform (1) (WE controlled)




Write Timing Waveform (2) (CS Controlled)



- Notes: 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} .
 - t_{WR} is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of write cycle.
 - 3. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, the output buffers remain in a high impedance state.
 - 4. Dout is the same phase of write data of this write cycle, if t_{WR} is long enough.

Package Dimension



MOS Pseudo Static RAM

HM65256B Series

32768-word X 8-bit High Speed Pseudo Static RAM

■ FEATURES

- Single 5V (±10%)
- High Speed

Access Time

(in Static Column Mode)

Cycle Time

Random Read/Write Cycle Time 160/190/235/310ns Static Column Mode Cycle Time 55/65/80/105ns

Low Power


175mW typ. Active.

- All inputs and outputs TTL compatible
- Static Column Mode Capability
- Non Multiplexed Address
- 256 Refresh Cycles (4ms)
- Refresh Functions Address Refresh Automatic Refresh


Self Refresh

ORDERING INFORMATION

Type No.	Access Time	Package
HM65256BP-10	100ns	
HM65256BP-12	120ns	
HM65256BP-15	150ns	
HM65256BP-20	200ns	600 mil 28 pin
HM65256BLP-10	100ns	Plastic DIP
HM65256BLP-12	120ns	
HM65256BLP-15	150ns	
HM65256BLP-20	200ns	
HM65256BSP-10	100ns	
HM65256BSP-12	120ns	
HM65256BSP-15	150ns	
HM65256BSP-20	200ns	300 mil 28 pin
HM65256BLSP-10	100ns	Plastic DIP
HM65256BLSP-12	120ns	
HM65256BLSP-15	150ns	
HM65256BLSP-20	200ns	
HM65256BFP-10T	100ns	
HM65256BFP-12T	120ns	
HM65256BFP-15T	150ns	
HM65256BFP-20T	200ns	28 pin
HM65256BLFP-10T	100ns	Plastic SOP
HM65256BLFP-12T	120ns	
HM65256BLFP-15T	150ns	
HM65256BLFP-20T	200ns	








HM65256B Series

BLOCK DIAGRAM



■ TRUTH TABLE

CE	ŌĒ	WE	I/O Pin	mode
L	L	Н	Low Z	Read
L	×	L	High Z	Write
L	Н	Н	High Z	-
Н	L	×	High Z	Refresh
Н	Н	×	High Z	Standby

B ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Terminal Voltage with Respect to V_{SS}	V _T	-1.0 to +7.0	v
Power Dissipation	P_T	1.0	w
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C
Storage Temperature Under Bias	Tbias	-10 to +85	°C

RECOMMENDED DC OPERATING CONDITIONS $(T_a = 0 \text{ to } +70^{\circ}\text{C})$

			` •		<i>'</i>
Item	Symbol	min.	typ.	max.	unit
Supply Voltage	Vcc	4.5	5.0	5.5	v
	V_{SS}	0	0	0	v
Input Voltage	v_{IH}	2.2	-	6.0	V
	V_{IL}	-0.5*1	_	0.8	V

Note) *1. V_{IL} min = -3.0V for pulse width ≤ 10 ns.

■ DC ELECTRICAL CHARACTERISTICS ($T_a = 0 \text{ to } +70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Symbol Test Conditions		5256B	Series	HM65			
- anamotor	Symbol	rest Conditions	min.	typ.	max.	min.	typ.	max.	Unit
Operating Power Supply Current	I _{CC1}	$I_{I/O} = 0$ mA $t_{cyc} = min.$	-	35	65	-	35	65	mA
Standby Power	I _{SB1}	$\overline{\text{CE}} = V_{IH}, \ \overline{\text{OE}} = V_{IH}, \ Vin \ge 0V$	_	1	2	-	1	2	mA
Supply Current	I _{SB2}	$\overline{\text{CE}} \ge V_{CC} - 0.2V, \overline{\text{OE}} \ge V_{CC} - 0.2V, Vin \ge 0$	-	-	_	_	0.05	0.1	mA
Operating Power Supply	I _{CC2}	$\overline{\text{CE}} = V_{IH}, \overline{\text{OE}} = V_{IL}, Vin \ge 0V$	-	1	2	_	0.6	1	mA
Current in Self Refresh Mode	I _{CC3}	$\overline{\text{CE}} \ge V_{CC} - 0.2 \text{V}, \overline{\text{OE}} \le 0.2 \text{V}, V_{in} \ge 0 \text{V}$	_	_		_	50	100	μA
Input Leakage Current	I_{LI}	V_{CC} = 5.5V $Vin = V_{SS}$ to V_{CC}	-10	-	10	-10	-	10	μА
Output Leakage Current	I_{LO}	$\overline{OE} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}	-10	-	10	-10	-	10	μА
Output Voltage	V_{OL}	<i>I_{OL}</i> = 2.1 mA	-	-	0.4		_	0.4	v
output . ottugo	V_{OH}	<i>I_{OH}</i> = −1 mA	2.4	-	-	2.4	_	_	v

- CAPACITANCE

Item	Symbol	Test Conditions	typ.	max.	Unit
Input Capacitance	Cin	Vin = 0V	-	5	pF
Input/Output Capacitance	C _{I/O}	<i>V_{I/O}</i> = 0V	-	7	pF

Note) This Parameter is sampled and not 100% tested.

AC CHARACTERISTICS $(T_a = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%)$

AC Test Conditions

Input Pulse Levels 2.4V, 0.4V Timing Measurement Level 2.2V, 0.8V Reference Level V_{OH} = 2.0V, V_{OL} = 0.8V

Item	Symbol	HM652	56B-10	HM652	56B-12	HM652	56B-15	HM65256B-20		Unit
Item	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	Unit
Random Read or Write Cycle Time	tRC	160	_	190	_	235	_	310	_	ns
Static Column Mode Read or Write Cycle	tRSC	55	-	65	_	80	-	105	-	ns
Chip Enable Access Time	[†] CEA		100	_	120	-	150	-	200	ns
Address Access Time	t_{AA}	-	50	-	60	_	75	-	100	ns
Output Enable Access Time	[†] OEA	_	40	-	50	_	60	-	75	ns
Chip Disable to Output in High Z	^t CHZ	-	25	-	25	-	30	-	35	ns
Chip Enable to Output in Low Z	tCLZ	30	-	30	-	35	-	40	_	ns
Output Enable to Output in Low Z	tOLZ	10	_	10	-	10	-	10	-	ns
Output Disable to Output in High Z	t _{OHZ}	_	25	_	25	_	30		35	ns
Chip Enable Pulse Width	†CE	100n	4m	120n	4m	150n	4m	200n	4m	S
Chip Enable Precharge Time	t _P	50	-	60	-	75	-	100	T -	ns
Address Set-up Time	tAS	0	_	0	-	0	-	0	-	ns
Row Address Hold Time	t _{RAH}	20	-	20	-	25	_	30	_	ns
Column Address Hold Time	†CAH	100		120	-	150	-	200	T -	ns
Read Command Set-up Time	tRCS	0	_	0	-	0	_	0	-	ns
Read Command Hold Time	^t RCH	0	-	0	-	0	_	0	-	ns
Output Enable Hold Time	^t OHC	0	_	0	_	0	_	0	l –	ns
Output Enable to Chip Enable Delay Time	tocd	0	-	0	-	0	_	0	-	ns
Output Hold Time from Column Address	^t OH	5	_	5	-	5	-	10	_	ns
Write Command Pulse Width	t WP	25	-	25	_	30	_	35	-	ns
Chip Enable to End of Write	t _{CW}	100	-	120	_	150	-	200	-	nş
Column Address Set-up Time	tASW	0	-	0	-	0	 -	0	T -	ns

HM65256B Series


Item	Sumbal	Sumbol HM652561		6B-10 HM65256B-12		HM652	56B-15	HM65256B-20		,,
rteni	Symbol	min.	max.	min.	max.	min.	max.	min.	max.	Unit
Column Address Hold Time after Write	t _{AHW}	0	-	0	_	0	-	0	-	ns
Data Valid to End of Write	tDW	20		20	_	25	-	30	-	ns
Data In Hold Time for Write	^t DH	0	-	0	-	0	_	0	_	ns
Output Active from End of Write	tow	5	_	5	_	5	_	5	-	ns
Write to Output in High Z	t WHZ	-	25	_	25	-	30	-	35	ns
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	ns
Refresh Command Delay Time	tRFD	50	_	60	_	75	-	100	-	ns
Refresh Precharge Time	tFP	30		30	-	30	_	30	-	ns
Refresh Command Pulse Width for Automatic Refresh	tFAP	80	10000	80	10000	80	10000	80	10000	ns
Automatic Refresh Cycle Time	tFC	160	_	190	_	235	_	310	_	ns
Refresh Command Pulse Width for Self Refresh	tFAS	10000	_	10000	_	10000	_	10000	-	ns
Refresh Reset Time for Self Refresh	tFRS	160	-	190	-	235	_	310	_	ns
Refresh Period	tREF	-	4	_	4		4	l –	4	ms

Notes:


- (1) t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the output achieves the open circuit conditions.
- (2) t_{CLZ} , t_{OLZ} and t_{OW} are sampled under the condition of t_T =5ns, and not 100% tested.
- (3) A write occurs during the overlap of a low \overline{CE} and low \overline{WE} .
- (4) If $\overline{\text{CE}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
- (5) If input signals of opposite phase to the outputs are applied in write cycle, \overline{OE} or \overline{WE} must disable output buffers prior to applying data to the device and data inputs must be floating prior to \overline{OE} or \overline{WE} turning on output buffers.
- (6) V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- (7) An initial pause of 100 µs is required after power-up followed by a minimum of 8 initialization cycles.

TIMING WAVEFORMS


Read Cycle No. 1 (CE controlled)



Read Cycle No. 2 (OE controlled)




Write Cycle No. 1 (OE Clock)




HM65256B Series


Write Cycle No. 2 (OE low fix)




Static Column Mode Read Cycle




• Static Column Mode Write Cycle



e Automatic Refresh Cycle



Self Refresh Cycle



131072-word × 8-bit High Speed CMOS Pseudo Static RAM

The Hitachi HM658128A is a pseudo-static RAM organized as 131,072-word \times 8-bit. HM658128A realizes low power consumption and high speed access time by employing 1.3 μ m CMOS process technology.

The HM658128A supports 3 refresh functions: address refresh, auto refresh and self refresh. Low power version dissipates only 0.5 mW (typ) in self refresh mode and retains the data with battery. Self refresh mode is guaranteed only for L-version and LL-version.

The HM658128A is pin-compatible with 1-Mbit static RAM.

Features

- Single 5 V (± 10%)
- High speed
- Access time

CE Access time: 80/100/120 ns

Cycle timeRandom read/

Write cycle time: 130/160/190 ns
• Low power: 300 mW typ (active)
0.5 mW (standby)

• All inputs and outputs TTL compatible


Self refresh (Only for L-version and LL-version)

- Non multiplexed address
- 512 refresh cycles (8 ms)
- Refresh functions
 Address refresh
 Automatic refresh


Ordering Information

Type No.	Access time	Package
HM658128ADP-8 HM658128ADP-10 HM658128ADP-12	80 ns 100 ns 120 ns	600-mil 32-pin plastic DIP (DP-32)
HM658128ALP-8 HM658128ALP-10 HM658128ALP-12	80 ns 100 ns 120 ns	
HM658128ALP-8L HM658128ALP-10L HM658128ALP-12L	80 ns 100 ns 120 ns	
HM658128ADFP-8 HM658128ADFP-10 HM658128ADFP-12	80 ns 100 ns 120 ns	32-pin plastic SOP (FP-32D)
HM658128ALFP-8 HM658128ALFP-10 HM658128ALFP-12	80 ns 100 ns 120 ns	
HM658128ALFP-8L HM658128ALFP-10L HM658128ALFP-12L		
HM658128ALT-8 HM658128ALT-10 HM658128ALT-12	80 ns 100 ns 120 ns	8 mm × 20 mm 32-pin plastic TSOP
HM658128ALT-8L HM658128ALT-10L HM658128ALT-12L	80 ns 100 ns 120 ns	(TFP-32D)
HM658128ADT-8 HM658128ADT-10 HM658128ADT-12	80 ns 100 ns 120 ns	
HM658128ADR-8 HM658128ADR-10 HM658128ADR-12	80 ns 100 ns 120 ns	8 mm × 20 mm 32-pin plastic TSOP
HM658128ALR-8 HM658128ALR-10 HM658128ALR-12	80 ns 100 ns 120 ns	reverse type (TFP-32DR)
HM658128ALR-8L HM658128ALR-10L HM658128ALR-12L	80 ns 100 ns 120 ns	
		W

Pin Arrangement




Pin Arrangement (cont)



Pin Description

Symbol	Pin name
A0 - A16	Address inputs
1/00 - 1/07	Data input/output
RFSH	Refresh
CE	Chip enable
OE	Output enable
WE	Write enable
CS	Chip select
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



Truth Table

CE	CS at CE going low	RFSH	ŌĒ	WE	I/O pin	Mode
L	Н	X	L	Н	Low-Z	Read
L	Н	X	X	L	High-Z	Write
L	Н	X	Н	Н	High-Z	
L	L	×	Х	Х	High-Z	CS Standby
Н	X	L	Х	Х	High-Z	Refresh*1
Н	X	Н	X	X	High-Z	Standby

Note: 1. Self refresh is guaranteed only for L-version and LL-version.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage with respect to V _{SS}	V _T	-1.0 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	2.2		6.0	V
	V _{IL}	- 0.5 ^{*1}		0.8	V

Note: 1. V_{IL} min = -3.0 V for pulse width \leq 10 ns.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%)

Parameter	Symbol	Min	Тур	Max	Unit	Test condition
Operating power supply current	I _{CC1}		60	85	mA	I _{I/O} = 0 mA tcyc = min.
Standby power supply current	I _{SB1}		1	2	mA	$\frac{CE = V_{IH}}{RFSH} = V_{IH}, Vin \ge 0 V$
Standby power	I _{SB2}		100 ^{*1}	200*1	μΑ	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}$ $\overline{RFSH} \ge V_{CC} - 0.2 \text{ V}, \text{ Vin } \ge 0 \text{ V}$
supply current			70 ^{*2}	100*2	μΑ	NF3H 2 VCC -0.2 V, VIII 2 0 V
Operating power supply current in	I _{CC2}		1*1, *2	2*1, *2	mA	$\overline{CE} = V_{IH}$ $\overline{RFSH} = V_{IL}, Vin \ge 0 V$
self refresh mode	I _{CC3}		100*1	200*2	μА	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}$ $\overline{RFSH} \le 0.2 \text{ V}, \text{ Vin } \ge 0 \text{ V}$
			70 ^{*2}	100 ^{*2}	μА	NF3H 5 0.2 V, VIII 2 0 V
Input leakage current	I _{LI}	-10		10	μΑ	$V_{CC} = 5.5 \text{ V}$ Vin = V_{SS} to V_{CC}
Output leakage current	I _{LO}	-10		10	μА	$\overline{OE} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}
Output voltage	V _{OL}			0.4	٧	I _{OL} = 2.1 mA
	V _{OH}	2.4			٧	I _{OH} = -1 mA

Notes: 1. This characteristics is guaranteed only for L-version.
2. This characteristics is guaranteed only for LL-version.

Capacitance (Ta = 25°C, f = 1 MHz)

Item	Symbol	Тур	Max	Unit	Test condition
Input capacitance	Cin		8	pF	Vin = 0 V
Input/output capacitance	C _{I/O}		10	pF	V _{I/O} = 0 V

Note: This Parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%)

Test Conditions

• Input pulse levels: 2.4 V, 0.4 V

• Input rise and fall times: 5 ns

• Timing measurement level: 2.2 V, 0.8 V

 Reference level: V_{OH} = 2.0 V, V_{OL} = 0.8 V
 Output load: 1 TTL and 100 pF (including scope and jig)

	HM658128A-8		HM658128A-10		HM658128A-12		
Symbol	Min	Max	Min	Max	Min	Max	Unit
t _{RC}	130		160	-	190		ns
t _{RWC}	190		220		260		ns
tCEA		80		100		120	ns
^t OEA		30		30		40	ns
^t CHZ	0	30	0	30	0	35	ns
^t CLZ	20		20		20		ns
^t OHZ		25		25		30	ns
t _{OLZ}	0		0		0		ns
t _{CE}	80 ns	10 μs	100 ns	10 μs	120 ns	10 μs	
t _P	40		50		60		ns
t _{AS}	0		0		0		ns
t _{AH}	30		30		35	•	ns
t _{RCS}	0		0		0		ns
tRCH	0		0		0	_	ns
t _{RHC}	15		15		15		ns
tcss	0		0		0		ns
^t CSH	30		30		35		ns
t _{WP}	30		30		35		ns
t _{CW}	80		100		120		ns
t _{DW}	25		25		30		ns
t _{DH}	0		0		0		ns
	tRC tRWC tCEA tOEA tOEA tCHZ tCLZ tOHZ tOLZ tCE tP tAS tAH tRCS tRCH tRHC tCSS tCSH tWP tCW	Symbol Min tRC 130 tCEA — tCHZ 0 tCLZ 20 tOHZ — tOLZ 0 tCE 80 ns tP 40 tAS 0 tAH 30 tRCH 0 tRCH 0 tRHC 15 tCSH 30 tCWP 30 tCW 25	Symbol Min Max tRC 130 — tCEA — 80 tCEA — 30 tCHZ 0 — tCLZ 20 — tOHZ — 25 tCLZ 80 ns 10 μs tCE 80 ns 10 μs tAS 0 — tAH 30 — tRCH 0 — tRCH 0 — tRCH 15 — tCSH 30 — tCSH	Symbol Min Max Min tRC 130 — 160 tRWC 190 — 220 tCEA — 80 — tOEA — 30 — tCHZ 20 — 20 tOHZ — 20 — tOHZ — 25 — tOLZ 80 ns 10 μs 100 ns tP 40 — 50 tAS 0 — 0 tAS 0 — 0 tAH 30 — 0 tRCS 0 — 0 tRHC 15 — 15 tCSH 30 — 0 tCSH 30 — 30 tCSH 30 — 15 tCSH 30 — 25 tCSH 30 — 30 tCSH <	Symbol Min Max Min Max tRC 130 — 160 — tRWC 190 — 220 — tCEA — 80 — 100 tOEA — 30 — 30 tCHZ 20 — 20 — tOHZ — 25 — 25 tOLZ 0 — — — tOLZ 0 — — — tOLZ 10 μs 10 μs 10 μs — tOLZ 20 — — — — tOLZ 0 —	Symbol Min Max Min Max Min tRC 130 — 160 — 190 tRWC 190 — 220 — 260 tCEA — 80 — 100 — tOEA — 30 — 30 — tCHZ 0 30 0 — 20 tCHZ 20 — 20 — 20 tOHZ — 25 — 25 — 20 — 20 — 10 — 10 — 120 ms —	Symbol Min Max Min Max Min Max Description And And

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V \pm 10%) (cont)


		HM658128A-8		HM658128A-10		HM658128A-12			
Itme	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Output active from end of write	tow	5		5	_	5		ns	
Write to output in high-Z	t _{WHZ}		25		25		30	ns	
Transition time (rise and fall)	tŢ	3	50	3	50	3	50	ns	
Refresh command delay time	t _{RFD}	40		50		60		ns	
Refresh precharge time	t _{FP}	40		40		40		ns	
Refresh command pulse width	t _{RP}		8		8	. ——	8	μs	
Refresh command pulse width for automatic refresh	t _{FAP}	80 ns	8 µs	80 ns	8 µs	80 ns	8 µs		
Automatic refresh cycle time	t _{FC}	130		160		190		ns	
Refresh command pulse width for self refresh	t _{FAS} *9	8		8		8		μs	
Refresh reset time for self refresh	t _{RFS} *9	130		160		190		ns	
Refresh period (512 cycles)	t _{REF}		8		8		8	ms	

Notes: 1.


- t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the output achieves the open circuit conditions.
- 2. t_{CHZ} , t_{OLZ} , t_{OHZ} , t_{OLZ} , t_{WHZ} and t_{OW} are sampled under the condition of t_T = 5 ns and not 100% tested.
- 3. A write occurs during the overlap of a low $\overline{\text{CE}}$ and a low $\overline{\text{WE}}$. Write ends at the earlier of $\overline{\text{WE}}$ going high or $\overline{\text{CE}}$ going high.
- 4. If the CE low transition occurs simultaneously with or latter from the WE low transition, the output buffers remain in high impedance state.
- 5. In write cycle, $\overline{\text{OE}}$ or $\overline{\text{WE}}$ must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to $\overline{\text{OE}}$ or $\overline{\text{WE}}$ turning on output buffers.
- 6. Transition time t_T is measured between V_{IH} min and V_{IL} max.
- 7. After power-up, pause more than 100 µs and execute at least 8 initialization cycles.
- 8. 512 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15 μs after self refresh, in order to meet the refresh specification of 8 ms and 512 cycles.
- 9. This characteristics is guaranteed only for L-version and LL-version.

Timing Waveforms


Read Cycle




Write Cycle (OE clock)




Write Cycle (OE Low Fix)




Read-Modify-Write Cycle




Auto Refresh Cycle



Self Refresh Cycle



CS Standby Mode



524288-Word × 8-Bit High Speed Pseudo Static RAM

Features

- Single 5 V (± 10%)
- · High speed
 - Access time

CE access time: 80/100/120 ns

- Cycle time

Random read/write cycle time: 130/160/190 ns


- Low power
 - 250 mW typ active
 - 350 μW typ standby (L-version)
 - 200 μW typ standby (LL-version)
- · All inputs and outputs TTL compatible
- Package
 - 32-pin dual-in-line plastic package
 - 32-pin SOP package
- · Non multiplexed address
- 2048 refresh cycles (32 ms)
- · Refresh functions
 - L-version: Address refresh
 LL-version Automatic refresh
 - Self refresh
 - D-version: Address refresh

Automatic refresh

Ordering Information

Type No.	Access	Package
HM658512LP-8 HM658512LP-10 HM658512LP-12	80 ns 100 ns 120 ns	600 mil 32-pin plastic DIP (DP-32)
HM658512LP-8L HM658512LP-10L HM658512LP-12L	80 ns 100 ns 120 ns	
HM658512DP-8 HM658512DP-10 HM658512DP-12	80 ns 100 ns 120 ns	
HM658512LFP-8 HM658512LFP-10 HM658512LFP-12	80 ns 100 ns 120 ns	32-pin plastic SOP (FP-32D)
HM658512LFP-8L HM658512LFP-10L HM658512LFP-12L	80 ns 100 ns 120 ns	
HM658512DFP-8 HM658512DFP-10 HM658512DFP-12	80 ns 100 ns 120 ns	
HM658512DTT-8 HM658512DTT-10 HM658512DTT-12	80 ns 100 ns 120 ns	8 mm × 20 mm 32-pin plastic TSOP (TTP-32D)
HM658512LTT-8 HM658512LTT-10 HM658512LTT-12	80 ns 100 ns 120 ns	(111-025)
HM658512LTT-8L HM658512LTT-10L HM658512LTT-12L	80 ns 100 ns 120 ns	
HM658512DRR-8 HM658512DRR-10 HM658512DRR-12	80 ns 100 ns 120 ns	8 mm × 20 mm 32-pin plastic TSOP
HM658512LRR-8 HM658512LRR-10 HM658512LRR-12	80 ns 100 ns 120 ns	reverse type (TTP-32DR)
HM658512LRR-8L HM658512LRR-10L HM658512LRR-12L	80 ns 100 ns 120 ns	

Pin Arrangement




Pin Description

Pin name	Function
A0 – A18	Address
1/00 – 1/07	Input/output
CE	Chip enable
OE/RFSH	Output enable/refresh

Function				
Write enable				
Power supply				
Ground				

Block Diagram



Function Table

CE	OE/RFSH	WE	I/O pin	Mode
L	L	Н	Low-Z	Read
L	X	L	High-Z	Write
L	Н	Н	High-Z	_
Н	L	X	High-Z	Refresh *2
Н	Н	Χ	High-Z	Standby

Notes: 1. X means don't care

2. Self refresh is guaranteed only for L-version and LL-version.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage with respect to V _{SS}	V _T	-1.0 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	in delication of a resident
	V _{SS}	0	0	0	V	
Input voltage	V _{IH}	2.4		6.0	V	
	V _{IL}	-1.0 ^{*1}		0.8	V	

Note: 1. $V_{IL} min = -3.0 V$ for pulse width 30 ns

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Operating power supply current	I _{CC1}	*******	******	75	mA	I _{I/O} = 0 tcyc = min
Standby power supply current	I _{SB1}		1	2	mA	CE = V _{IH} , Vin ≥ 0V OE/RFSH = V _{IH}
	I _{SB2}		20 *1	200 *1	μА	$\overline{\text{CE}} \ge \text{V}_{CC} - 0.2 \text{ V, Vin} \ge 0 \text{ V}$ $\overline{\text{OE/RFSH}} \ge \text{V}_{CC} - 0.2 \text{ V}$
-			20 *2	100 *2	2 μΑ	OE/NF3H 2 VCC - 0.2 V
Operating power supply current in self refresh mode	I _{CC2}		1 *1,2	2 *1,2	mA	CE = V _{IH} OE/RFSH = V _{IL} , Vin ≥ 0 V
	I _{CC3}		70 *1	200 *1	μΑ	<u>CE</u> ≥ V _{CC} - 0.2 V <u>OE/RFSH</u> ≤ 0.2 V
			40 *2	100 *2	2 μΑ	Vin ≥ 0 V
Input leakage current	ILI	-10		10	μА	$V_{CC} = 5.5 \text{ V}$ Vin = V_{SS} to V_{CC}

Notes: 1. This characteristics is guaranteed only for L-version.

2. This characteristics is guaranteed only for LL-version.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%) (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Output leakage current	I _{LO}	-10		10	μА	$\overline{OE/RFSH} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}
Output voltage	V _{OL}	_		0.4	V	I _{OL} = 2.1 mA
	V _{OH}	2.4		_	V	I _{OH} = -1 mA

Capacitance

Item	Symbol	Тур	Max	Unit	Test conditions
Input capacitance	Cin	·	8	pF	Vin = 0 V
Input/output capacitance	C _{I/O}		10	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%)

Test Conditions

Input pulse levels: 2.4 V, 0.4 V Input rise and fall times: 5 ns

Timing measurement level: 2.2 V, 0.8 V Reference level: $V_{OH} = 2.0 \text{ V}$, $V_{OL} = 0.8 \text{ V}$

Output load: 1 TTL and 100 pF

		HM658512-8		HM658512-10		HM658512-12			
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	^t RC	130		160		190		ns	
Chip enable access time	t _{CEA}		80		100	-	120	ns	
Read-modify-write cycle time	^t RWC	180		220	COLUMN 100	260	:	ns	
Output enable access time	^t OEA		30		40	-	50	ns	
Chip disable to output in high-Z	^t CHZ	0	25	0	25	0	30	ns	1
Chip enable to output in low-Z	^t CLZ	20		20		20		ns	2

AC Characteristics (Ta = 0 to 70°C, V_{CC} = 5 V \pm 10%) (cont)

		HM658512-8		HM658512-10		HM658512-12			
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Output disable to output in high-Z	^t OHZ		25		25		30	ns	1
Output enable to output in low-Z	^t OLZ	0		0		0	_	ns	2
Chip enable pulse width	^t CE	80 ns	10 μs	100 ns	10 μs	120 ns	10 μs		
Chip enable precharge time	t _P	40	Annual design of the second of	50		60	-	ns	
Address setup time	t _{AS}	0		0		0		ns	
Address hold time	^t AH	20		25	-	30		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time	^t RCH	0		0		0		ns	
Write command pulse width	t _{WP}	25		30		35		ns	a"
Chip enable to end of write	tcw	80		100		120		ns	
Chip enable to output enable delay time	t _{OCD}	0		0	-	0		ns	
Output enable hold time	^t OHC	15		15		15		ns	
Data in to end of write	t _{DW}	20		25		30		ns	
Data in hold time for write	t _{DH}	0		0		0		ns	
Output active from end of write	tow	5		5		5		ns	2
Write to output in high-Z	t _{WHZ}	_	20	_	25		30	ns	1
Transition time (rise and fall)	tŢ	3	50	3	50	3	50	ns	6
Refresh command delay time	t _{RFD}	40	· .	50		60		ns	-
Refresh precharge time	t _{FP}	40		40		40		ns	***
Refresh command pulse width for automatic refresh	t _{FAP}	80 ns	8 µs	80 ns	8 µs	80 ns	8 µs		


AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%) (cont)

		HM658512-8		HM658512-10		HM658512-12			
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Automatic refresh cycle time	t _{FC}	130		160	<u> </u>	190	-	ns	
Refresh command pulse width for self refresh	t _{FAS} *9	8		8		8		μs	
Refresh reset time from self refresh	t _{RFS} *9	600		600	- .	600		ns	
Refresh period	t _{REF}		32	<u></u>	32		32	ms	2048 cycle


- Notes: 1. t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the output achieves the open circuit condition.
 - 2. t_{CHZ} , t_{CLZ} t_{OHZ} t_{OLZ} , t_{WHZ} and t_{OW} , are sampled under the condition of t_T = 5 ns and not 100% tested.
 - 3. A write occurs during the overlap of low $\overline{\text{CE}}$ and low $\overline{\text{WE}}$.
 - 4. If the CE low transition occurs simultaneously with or latter from the WE low transition, the output buffers remain in high impedance state.
 - 5. In write cycle, $\overline{\text{OE}}$ or $\overline{\text{WE}}$ must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to OE or WE turning on output buffers.
 - 6. Transition time t_T is measured between V_{IH} min and V_{IL} max.
 - 7. After power-up, pause for more than 100 µs and execute at least 8 initialization cycles.
 - 8. 2048 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15µs after self refresh, in order to meet the refresh specification of 32 ms and 2048 cycles.
 - 9. This characteristics is guaranteed only for L-version and LL-version.

Timing Waveforms


Read Cycle




Write Cycle (1) (OE High)




Write Cycle (2) (OE Low)




Automatic Refresh Cycle



Self Refresh Cycle



Read-Modify-Write Cycle



HM65V8512 Series

524288-Word \times 8-Bit High Speed Pseudo Static RAM

HM65V8512 is a pseudo-static RAM organized as 524,288-word \times 8-bit. HM65V8512 realized low power consumption by employing 0.8 μ m CMOS process technology.

Power supply voltage is 3 V $\pm 10\%$ and all inputs and outputs are CMOS compatible. The low power version dissipates only 60 μ W (typ) in self refresh mode, so it retains the data with battery.

The HM65V8512 is pin-compatible with 4-Mbit static RAM and with 4-Mbit 5 V operation Pseudo Static RAM.

Features

- Single 3 V (± 10%)
- · High speed
 - Access time

CE access time: 120 ns/150 ns (max)

Cycle timeRandom read/

write cycle time: 190 ns/230 ns (min)

- Low power
 - 75 mW typ active
 - 60 µW typ standby
- · All inputs and outputs CMOS compatible
- Package
 - 32-pin SOP package
 - 32-pin TSOP package
- · Non multiplexed address
- 2048 refresh cycles (32 ms)
- · Refresh functions:
 - L/LL-version: Address refresh

Automatic refresh

Self refresh


- D-version: Address refresh

Automatic refresh

Ordering Information

Type No.	Access time	Package
HM65V8512DFP-12 HM65V8512DFP-15	120 ns 150 ns	32-pin plastic SOP (FP-32D)
HM65V8512LFP-12 HM65V8512LFP-15	120 ns 150 ns	· (FF-32D)
HM65V8512LFP-12L HM65V8512LFP-15L	120 ns 150 ns	
HM65V8512DTT-12 HM65V8512DTT-15	120 ns 150 ns	8 mm × 20 mm 32-pin plastic TSOP
HM65V8512LTT-12 HM65V8512LTT-15	120 ns 150 ns	(TTP-32D)
HM65V8512LTT-12L HM65V8512LTT-15L	120 ns 150 ns	
HM65V8512DRR-12 HM65V8512DRR-15	120 ns 150 ns	8 mm × 20 mm 32-pin plastic TSOP
HM65V8512LRR-12 HM65V8512LRR-15	120 ns 150 ns	reverse type (TTP-32DR)
HM65V8512LRR-12L HM65V8512LRR-15L	120 ns 150 ns	

Pin Arrangement




Pin Description

Pin name	Function
A0 – A18	Address
I/O0 — I/O7	Input/output
CE	Chip enable
OE/RFSH	Output enable/refresh

Pin name	Function
WE	Write enable
V _{CC}	Power supply
V _{SS}	Ground

HM65V8512 Series

Block Diagram



Function Table

CE	OE/RFSH	WE	I/O pin	Mode
L	L	Н	Low-Z	Read
L	Χ	L	High-Z	Write
L	Н	Н	High-Z	
Н	L	X	High-Z	Refresh *2
Н	Н	X	High-Z	Standby

Notes: 1. X means don't care

2. Self refresh is guaranteed only for L-version and LL-version.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage with respect to V _{SS}	V _T	-0.5 to +6.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	2.7	3.0	3.3	V	
	V_{SS}	0 .	0	0	V	
Input voltage	V _{IH}	2.1	-	6.0	V	
	V _{IL}	-0.5 ^{*1}		0.7	V	

Note: 1. $V_{IL} min = -1.2 V$ for pulse width 30 ns

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 3 V ± 10%)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Operating power supply current	I _{CC1}		25	40	mA	I _{I/O} = 0 tcyc = min
Standby power supply current	I _{SB1}			0.5	mA	CE = V _{IH.} Vin ≥ 0V OE/RFSH = V _{IH}
	I _{SB2}	_	8	20	μА	<u>CE</u> ≥ V _{CC} - 0.2 V, Vin ≥ 0 V <u>OE/RFSH</u> ≥ V _{CC} - 0.2 V
Operating power supply current in self refresh mode	I _{CC2}			0.5 *1	^{,2} mA	CE = V _{IH} OE/RFSH = V _{IL} , Vin ≥ 0 V
ů.	I _{CC3}	•	20 *1	40 *1	μА	CE ≥ V _{CC} – 0.2 V OE/RFSH ≤ 0.2 V
			15 *2	20 *2	μA	Vin ≥ 0 V
Input leakage current	ILI	–1		1	μА	V _{CC} = 3.3 V Vin = V _{SS} to V _{CC}

Notes: 1. This characteristics is guaranteed only for L-version.

2. This characteristics is guaranteed only for LL-version.

HM65V8512 Series

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 3 V \pm 10%) (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Output leakage current	I _{LO}	– 1		1	μА	$\overline{OE/RFSH} = V_{IH}$ $V_{I/O} = V_{SS}$ to V_{CC}
Output voltage	V _{OL}	******		0.1	٧	I _{OL} = 100 μA
	V _{OH}	2.6			٧	I _{OH} = -100 μA

Capacitance

Item	Symbol	Тур	Max	Unit	Test conditions
Input capacitance	Cin		8	pF	Vin = 0 V
Input/output capacitance	C _{I/O}		10	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 3 V \pm 10%)

Test Conditions

Input pulse levels: 2.4 V, 0.6 V Input rise and fall times: 5 ns Timing measurement level: 1.5 V

Reference level: $V_{OH} = 2.1 \text{ V}, V_{OL} = 0.9 \text{ V}$

Output load: 50 pF

Item		HM65V8512-12		HM65V8512-15			
	Symbol	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	190		230		ns	
Chip enable access time	tCEA		120		150	ns	
Read-modify-write cycle time	t _{RWC}	250		290	-	ns	
Output enable access time	t _{OEA}		60		80	ns	
Chip disable to output in high-Z	t _{CHZ}	0	30	0	30	ns	1
Chip enable to output in low-Z	t _{CLZ}	20	<u></u> '	20	-	ns	2
Output disable to output in high-Z	t _{OHZ}		30		30	ns	1
Output enable to output in low-Z	tolz	0	-	0		ns	2

HM65V8512 Series

AC Characteristics (Ta = 0 to 70°C, V_{CC} = 3 V \pm 10%) (cont)


		HM65V8512-12		HM65V8512-15				
Item	Symbol	Min	Max	Min	Max	Unit	Notes	
Chip enable pulse width	^t CE	120 ns	10 μs	150 ns	10 μs			
Chip enable precharge time	tp	70		80	-	ns		
Address setup time	t _{AS}	0		0		ns		
Address hold time	^t AH	30		30		ns		
Read command setup time	t _{RCS}	0	· ·	0		ns		
Read command hold time	tRCH	0	_	0		ns		
Write command pulse width	t _{WP}	35		35		ns		
Chip enable to end of write	tcw	120		150	-	ns		
Chip enable to output enable delay time	tocd	0		0		ns		
Output enable hold time	^t OHC	15		15		ns		
Data in to end of write	t _{DW}	30		30		ns		
Data in hold time for write	t _{DH}	0		0		ns		
Output active from end of write	tow	5		5		ns	2	
Write to output in high-Z	^t wHZ		30		30	ns	1	
Transition time (rise and fall)	t _T	3	50	3	50	ns	6	
Refresh command delay time	t _{RFD}	70		80		ns		
Refresh precharge time	t _{FP}	40		40		ns		
Refresh command pulse width for automatic refresh	t _{FAP}	80 ns	8 μs	80 ns	8 µs			
Automatic refresh cycle time	t _{FC}	190		230		ns		
Refresh command pulse width for self refresh	t _{FAS} *9	8		8		μs		
Refresh reset time from self refresh	t _{RFS} *9	600		600		ns		
Refresh period	t _{REF}	_	32		32	ms	2048 cycle	

HM65V8512 Series


- Notes: 1. t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the output achieves the open circuit condition.
 - 2. t_{CHZ} , t_{CLZ} t_{OHZ} t_{OLZ} , t_{WHZ} and t_{OW} , are sampled under the condition of t_T = 5 ns and not 100% tested.
 - 3. A write occurs during the overlap of low CE and low WE.
 - 4. If the CE low transition occurs simultaneously with or latter from the WE low transition, the output buffers remain in high impedance state.
 - 5. In write cycle, OE or WE must disable output buffers prior to applying data to the device and at the end of write cycle data inputs must be floated prior to \overline{OE} or \overline{WE} turning on output buffers.
 - 6. Transition time t_T is measured between V_{IH} min and V_{IL} max.
 - 7. After power-up, pause for more than 100 μs and execute at least 8 initialization cycles.
 - 8. 2048 cycles of burst refresh or the first cycle of distributed automatic refresh must be executed within 15µs after self refresh, in order to meet the refresh specification of 32 ms and 2048 cycles.
 - 9. This characteristics is guaranteed only for L-version and LL-version.

Timing Waveforms

Read Cycle




Write Cycle (1) (OE High)




HM65V8512 Series


Write Cycle (2) (OE Low)




Automatic Refresh Cycle



Self Refresh Cycle



Read-Modify-Write Cycle



Application Specific Memory

2048-word x 8-bit Line Memory

HM63021 is a 2048-word x 8-bit static Serial Access Memory (SAM) with separate data inputs and outputs. Since it has an internal address counter, no external address signal is required and internal addresses are scanned serially. Using five different address scan modes, it is applicable to FIFO memories, double-speed conversions, 1H delay lines and 1H/2H delay lines for digital TV signals. Its minimum cycle times are 28 ns and 34 ns each corresponding to 8 fsc of PAL TV signals and NTSC TV signals. All inputs and outputs are TTL-compartiable.


Features

- Five modes for various applications
- Corresponds to Digital TV system with 4 fsc sampling (PAL, NTSC)
- Decoder signal output pin; Fewer external circuits
- Asynchronous Read/Write operation;
 Separate address counters for Read/Write
 No Address Input required
- High Speed; Cycle Time 28/34/45 ns (min)
- Completely Static Memory; No refresh required
- 8-bit SAM with separate I/O
- Low Power; 250 mW typ. Active
- Single 5 V supply
- TTL compatible

Ordering Information

Type No.	Cycle Time	Package	
HM63021P-28	28 ns	300-mil 28-pin	
HM63021P-34	34 ns	Plastic DIP	
HM63021P-45	45 ns	(DP-28N)	
HM63021FP-28	28 ns	28-pin	
HM63021FP-34	34 ns	Plastic SOP	
HM63021FP-45	45 ns	(FP-28DA)	

Pin Arrangement



Pin Description

Pin No.	Pin Name	Functions
1	MODE1	Mode Input 1 (All Modes)
2	RCLK/CLK	Read Clock Input (TBCE, DSC, TBC) Clock Input (1H/2H, D)
3	RRES/RES	Read Reset Input (TBCE, DSC, TBC) Reset Input (1H/2H, D)
4-11	Din 0 – Din 7	Data Inputs (All Modes)
12	WE	Write Enable Input (All Modes)
13	High Z/WDEC/DEC1	High Impedance (TBCE, DSC) Write Decode Pulse Output (TBC) Decode Pulse Output 1 (1H/2H, D)
14	V_{SS}	Ground (All Modes)
15	WCLK/WT/DEC4	Write Clock Input (TBCE, DSC, TBC) Write Timing Input (1H/2H) Decode Pulse Output 4 (D)
16	WRES/DS/DEC3	Write Reset Input (TBCE, DSC, TBC) Delay Select Input (1H/2H) Decode Pulse Output 3 (D)
17-24	Dout 0 - Dout 7	Data Outputs (All Modes)
25	ŌĒ	Output Enable Input (All Modes)
26	MODE3/RDEC/DEC2	Mode Input 3 (TBCE) Read Decode Pulse Output (TBC) Decode Pulse Output 2 (1H/2H, D)
27	MODE2	Mode Input 2 (All Modes)
28	V _{CC}	Power Supply (+5V) (All Modes)

Mode Table

Mode Signals						
MODE1	MODE2	MODE3	- Mode	Application Example		
Н	Н	Н	Time base compression/expansion (TBCE)	Picture in Picture		
Н	Н	L	Double speed conversion (DSC)	Non interlace		
Н	L	_ *1	Time base correction (TBC)	Time Base Corrector		
L	Н	_ *1	1H/2H delay (1H/2H)	Vertical filter		
L	L L - *1 Dela		Delay line (D)	Delay line		


Note) *1. Decoder Output Signal (RDEC, DEC2)

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin relative to V _{SS}	V _T	-0.5^{*1} to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature under bias	Tbias	-10 to +85	°C

Note) *1. -3.5V for pulse width ≤ 10 ns

Block Diagram



Recommended DC Operating Conditions ($T_a = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
C.,,,,1,, V-14	V _{CC}	4.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
Immut Maltana	v_{IH}	2.4	_	6.0	V
Input Voltage	VIL	-0.5^{*1}	_	0.8	V

Note) *1. -3.0V for pulse width \leq 10 ns.

DC and Operating Characteristics (Ta = 0 to +70 $^{\circ}$ C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	min	typ*1		Unit	Test Condition
Input Leakage Current	I _{LI}	_	_	10	μΑ	$V_{CC} = 5.5 \text{ V}$ Vin = V_{SS} to V_{CC}
Output Leakage Current	I _{LO}	_	_	10	μΑ	$\overline{OE} = V_{IH}$ $V_{out} = V_{SS} \text{ to } V_{CC}$
Operating Power Supply Current	I _{CC}		50	90	mA	Min. cycle, $Iout^{*2} = 0 \text{ mA}$
	V _{OL}	_	_	0.4	v	$I_{OL} = 8 \text{ mA*}^3$, Dout 0 to Dout 7, DEC Output pin
Output Voltage	v_{OH}	2.4	_	_	v	I _{OH} = -4 mA, Dout 0 to Dout 7 pin
		2.4	_	_	V	I _{OH} = -1 mA, $\overline{\text{DEC}}$ Output pin

Notes) *1. Typical values are at $V_{CC} = 5V$, $T_0 = 25$ °C and for reference only.

*2. Dout and \overline{DEC}

*3. $I_{OL} = 6mA$ for 45ns version.

Capacitance (Ta = 25° C, f = 1.0 MHz)

Parameter	Symbol	min	typ	max	Unit	Conditions
Input Capacitance	Cin	_	_	6	pF	Vin = 0V
Output Capacitance*2	Cout	_	_	9	рF	Vout = 0V


Notes) *1. This parameter is sampled and not 100% tested. *2. 13, 15 - 24, 26 pin


AC Characteristics ($V_{CC} = 5V \pm 10\%$, Ta = 0 to +70°C, unless otherwise noted.)

AC Test Conditions

Input and Output timing reference levels: 1.5V

Input pulse levels: V_{SS} to 3V Input rise and fall times: 5 ns





Read Cycle

Donomotor	Parameter		HM63	021-28	HM63	HM63021-34		021-45	- Unit
ratailletei		Symbol -	min	max	min	max	min	max	Omt
Read Cycle Time		tRC	28	_	34	-	45	_	ns
Read Clock Width		tRWL	10	_	10	_	15	_	ns
Read Clock width		t _{RWH}	10	_	10		15	_	ns
Access Time		t _A C	_	20	_	25		30	ns
Decode Output Access Time (fall)		^t DA1	_	20	_	25	_	30	ns
Decoue Output Access Time	(rise)	t _{DA2}		40		50		60	ns
Output Hold Time		^t OH	5	_	5	_	5		ns
Decode Output Hold Time	(fall)	^t DOH1	5	_	5	_	5	states	ns
Decode Output Hold Time	(rise)	^t DOH2	5	_	5	-	5	_	ns
Output Enable Access Time		t _{OE}	_	20	_	25	_	30	ns
Output Disable to Output in High Z		t _{OHZ}	0	15	0	20	0	25	ns
Output Enable to Output in	Low Z	tOLZ.	5		5	-	5		ns

Write Cycle

D	C1	HM63	021-28	HM63	021-34	HM63021-45		T T-:4
Parameter	Symbol —	min	max	min	max	min	max	Unit
Weite Cuele Time	twc	28	-	34		45		ns
Write Cycle Time	twc(1H/2H Mode)	56	_	68	_	90	_	ns
Write Clock Width	^t WWL	10	_	10	_	15		ns
write Clock width	twwH	10	_	10	_	15	-	ns
Input Data Setup Time	t _{DS}	5	_	5	_	7	_	ns
Input Data Hold Time	^t DH	5	_	5	_	7		ns
WE Setup Time	twesl.	5	_	5	_	7	_	ns
WE Setup Time	tWESH	5		5	_	7	_	ns
WE Hold Time	tWEHL	5	_	5		7	_	ns
WE field Time	twehh	5	-	5	_	7	_	ns
WT Setup Time	twTSL	5	_	5	_	7	-	ns
w r Setup rinie	twTSH	5	_	5	_	7	_	ns
WT Hold Time	tWTHL	5		5	_	7	_	ns
w i Hold Thile	twTHH	5	, 	5	_	7	arm.	ns

Reset Cycle

Donomoton	Corrects and	HM63021-28		HM63021-34		HM63021-45		Unit
Parameter	Symbol	min	max	min	max	min	max	Onit
Reset Setup Time	t _{RES}	8		9		10	_	ns
Reset Hold Time	[†] REH	5	_	5		7	_	ns
Clock Setup Time Before Reset	tREPS	8	_	9	-	10	_	ns
Clock Hold Time Before Reset	^t REPH	5	_	5	_	7	-	ns

Mode Description

Time Base Compression/Expansion Mode
 This mode turns HM63021 into a 2048-word x 8-bit FIFO memory with asynchronous input/
 output. The HM63021 provides 2 clocks
 (RCLK, WCLK) and 2 resets (RRES, WRES),
 one each for read and write. The internal address
 counters increment by 1 address clock and are

reset to address 0. A write-inhibit function of HM63021 stops writing automatically after the data has been written into all addresses 0 to 2047. The write-inhibit function is released by reset using $\overline{\text{WRES}}$, and the HM63021 restarts writing into address 0.

Double-Speed Conversion Mode
 This mode turns HM63021 into a 1024-word x

8-bit x 2 memory with asynchronous input/output. It is used for generating non-interlaced TV signals. When the original signal and the interpolated signal (1 field delay) of interlaced signals are input to the HM63021, multiplexed per dot, it outputs non-interlaced signals for each line. 8 fsc should be input to RCLK and WCLK. A standard H synchronizing signal and a non-interlace H synchronizing signal are input to WRES and RRES respectively. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135-1024 = 111 bits) is ignored.

TBC Mode

This mode turns HM63021 into 2048-word x 8-bit FIFO memory with asynchronous input/ The HM63021 provides 2 clocks (RCLK, WCLK) and 2 resets (RRES, WRES). one each for read and write. The internal address counters increment by 1 address at each clock and are reset to address 0. The internal address counters return to address 0 after they reach address 2047. The HM63021 outputs a write decode pulse from WDEC, synchronizing it with address 2047 in the write address counter, and read a decode pulse from RDEC, synchronizing with address 2047 in the read address counter. Using these pulses, the memory area can be extended easily (multiple-HM63021s can be used with ease).

1H/2H Delay Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 delay line with synchronous input/output. Delay time is defined by the reset period

(1) Read after Write (3 bits delay)


of RES. Since the HM63021 outputs a 901 decode pulse (DEC1) and a 910 decode pulse (DEC2), connecting DEC2 to RES, for example, outputs 1H- and 2H- delayed signals alternately at a 8- fsc cycle when the original signal is input at a 4- fsc cycle. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135-1024 = 111 bits) is ignored.

Delay Line Mode


This mode turns HM63021 into a 2048-word x 8-bit delay line with synchronous input/output. Delay time (3 to 2048 bits) is defined by the reset period of \overline{RES} . The delay is 2048 bits when \overline{RES} is fixed High. Signals delayed by 910 bits to 1135 bits for example, can be easily obtained without external circuits by just connecting selected decoded pulses on $\overline{DEC1} - \overline{DEC4}$ to \overline{RES} .

Notes on Using HM63021

- Hitachi recommends that pin 13 (high impedance) should be fixed by pulling up or down with a resistor (of several $k\Omega$) in TBC or DSC mode.
- Hitachi recommends that the mode signal input pins and DS pin should be fixed by pulling them up or down with a resistor (of several kΩ).
- Data integrity cannot be guaranteed when mode or DS is changed during operation
- When a read address coincides with a write address in TBCE, TBC or DSC mode, the data is written correctly but it is not always read correctly.



(2) Write after Read (2048 bits delay)




- At power on, the output of the address counter is not defined. Therefore, operations before the system is reset cannot be guaranteed, and decode signal output is not defined until after the first reset cycle.
- The decode signal is latched by a decode output latch circuit at the previous address of the internal counter address and is output synchronized with the next address. For example, WDEC in TBC mode is latched at write address 2046 and is output at write address 2047. If a write reset is performed on address 2047 at this time,

the write address becomes 0 and WDEC is output.


The same operation is performed in other modes.

• In the reset cycle, the input levels of WRES, RRES, RES are raised to satisfy t_{REH}, and are fixed high until t_{REPH} in the next pre-reset cycle is satisfied. The rise timings of the reset signals (RES, WRES, RRES) are optionals provided that the t_{REPS} specification is satisfied. The timings at which RES, WRES, and RRES fall after pre-reset are also optional, provided that the t_{REPH} and t_{RES} specifications are satisfied.




 Hitachi recommends that t_m (time between mode set and the first cycle (Pre-reset)) should be kept for 2 cycle time (56ns / 68ns / 90ns) or more while the power supply is on.

(1) TBCE, TBC, DSC and Delay Line Mode



(2) 1H / 2H Delay Mode



Decode Signal

When internal address counter reaches the specified address as shown below, decode outputs become low.

Mode	Pin No.	Pin Name	Internal Address counter	Timing of the Output Signal	Operation
TBC	13	WDEC	Write 2047	After Write 2047	Completion of Writing on all bits is detected.
IBC	26	RDEC	Read 2047	Output of 2046	Completion of Reading from all bits is detected.
1H/2H	13	DEC1	Read 900 (2H)	Output of 900 (1H)	By inputting this signal to pin #3, 901/1802-bit delay output is obtained.
111/211	26 DEC2		Read 909 (2H)	Output of 909 (1H)	By inputting this signal to pin #3, 910/1820-bit delay output is obtained.
	13 DEC1		Read 900	Output of 899	By inputting this signal to pin #3, 901-bit delay output is obtained.
		DEC1	Read 1810	Output of 1809	By inputting this signal to pin #3 after the frequency of DEC1 is devided into two, 1811-bit delay output is obtained.
Delay			Read 909	Output of 908	By inputting this signal to pin #3, 910-bit delay output is obtained.
line	26	DEC2	Read 1819	Output of 1818	By inputting this signal to pin #3 after the frequency of DEC2 is devided into two, 1820-bit delay output is obtained.
	16	DEC3	Read 1134	Output of 1133	By inputting this signal to pin #3, 1135-bit delay output is obtained.
	15	DEC4	Read 1125	Output of 1124	By inputting this signal to pin #3, 1126-bit delay output is obtained.

Note) When counter is reset by Reset Signal (RRES, RES, WRES), address becomes 0.


Write-inhibit Function

When internal address counter is as follows, writing is inhibited automatically for the next cycle. The write-inhibit function is cancelled by reset through \overline{WRES} or \overline{RES} .

Mode	Write-inhibit Function (internal counter address)
TBCE	Write-inhibit after address 2047
DSC	Write-inhibit after address 1023 x 2
TBC	No function
1H/2H	Write-inhibit after address 1023
D	No function

Note) When address counter is reset by \overline{WRES} or \overline{RES} , address becomes 0.


Read Reset Cycle (TBCE, TBC Modes)



- *1. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of tREPS, and tREPH, and it is not reset at the next falling edge of RCLK even if RRES is kept low.


 When tRES, tREH, tREPS, and tREPH cannot meet the specifications, the reset operation is not guaranteed. In reset operation, both prereset and reset are required.
 - *2. Output is from the read address of the previous cycle.
 - *3. When RRES is fixed high, the data at the read address counter is reset after the data of address 2047 is output, and the same operation restarts.

Write Reset Cycle (TBCE, TBC Modes)



Note) The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of tREPS and tREPH, and it is not reset at the next falling edge of WCLK even if WRES is kept low. When tRES, tREH, tREPS, and tREPH cannot meet the specifications, the reset operation is not guaranteed. In reset operation, both prereset and reset are required.

Reset Cycle (DSC Mode)




- Notes) *1. The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of t_{REPS} and t_{REPH}, and is not reset at the next falling edge of WCLK even if WRES is kept low.

 When t_{RES}, t_{REH}, t_{REPS}, and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.
 - *2. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of t_{REPS} and t_{REPH}, and it is not reset at the next falling edge of RCLK even if RRES is kept low. When t_{RES}, t_{REH}, t_{REPS} and t_{REPH} cannot meet the specifications, reset operation is not guaranteed.
 - When t_{RES} , t_{REH} , t_{REPS} and t_{REPH} cannot meet the specifications, reset operation is not guaranteed.

 *3. When t_{REPH} , t_{RES} , t_{REH} , (WRES to WCLK), t_{RES} , t_{REH} , (WRES to RCLK) or t_{REPS} , t_{REPH} , t_{RES} , t_{REH} , (PRES to RCLK) cannot meet the specifications, the output of video signal A is not guaranteed, (Reset Timing I).
 - *4. When t _{REPS}, (WRES to RCLK), or t_{RES}, t_{REH}, t_{REPS}, t_{REPH}, (PRES to RCLK) cannot meet the specifications, the interpolation signal B is not guaranteed. (Reset Timing II).

Reset Cycle (1H/2H Mode)



Notes) *1. WT is the input during half cycle of CLK, meeting the specifications of twTSL, twTHL, twTSH, and twTHH.


Data is written when WT is low. Reset is possible when WT is high.

- *2. Read address counter is reset at the first falling edge of CLK after RES falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of CLK even if RES is kept low.

 When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} , cannot meet the specifications, the reset operation is not guaranteed. In reset operation, both prereset and reset are required.
- *3. When DS is fixed high, 1H output data is delayed by n bits and 2H output data is delayed by 2n bits where 2n is the reset cycle of RES.


 When DS is fixed low, 1H output data is delayed by n-5 bits and 2H output data is delayed by 2n-5 bits.

Reset Cycle (D Mode)



Note) *1. The read address counter is reset at the first falling edge of CLK after RES falls, meeting the specifications of tREPS and tREPH, and it is not reset at the next falling edge of CLK even if RES is kept low. When tRES, tREH, tREPS, and tREPH, cannot meet the specifications, the reset operation is not guaranteed. In reset operation, both prereset and reset are required.


Write Enable (TBCE, DSC, TBC, D Modes)



Notes) *1. When twesh, twesh, twesh, twesh twesh cannot meet this specifications, the write enable operation is not guaranteed.


^{*2.} In the delay line mode, \overline{CLK} takes the place of \overline{WCLK} .

Write Enable (1H/2H Mode)




Note) *1. When t_{WTSL} , t_{WTHL} , t_{WEHL} , and t_{WEHH} cannot meet the specifications, the write enable operation is not guaranteed.

Decode Output (TBC, D Modes)




Notes) *1. In TBC mode, \overline{WCLK} or \overline{RCLK} takes the place of \overline{CLK} . *2. \overline{DEC} is \overline{WDEC} or \overline{RDEC} in \overline{TBC} , $\overline{DEC1}$, $\overline{DEC2}$, $\overline{DEC3}$ or $\overline{DEC4}$ in D mode.

Decode Output (1H/2H Mode)



Note) *1. When twtsl, twtsl, twtsl, and twth cannot meet the specifications, the decode output operation is not guaranteed.

Output Enable (All Modes)



Note) *1. Transition of t_{OHZ} and t_{WLZ} is measured ±200 mV from steady state voltage with Output Load B. This parameter is sampled and not 100% tested.

262144-word x 4-bit Frame Memory

HM53051P is a 262,144-word x 4-bit frame memory, using the most advanced 1.3 μ m CMOS processes. It performs serial access by an internal address generator.

It offers a high-speed cycle time of 34ns, 45ns or 60ns (min). As input data and output data can be written or read in any cycle, synchronized with a system clock, and the delay between data read/write operations is freely settable. Y/C separation and frozen pictures can be realized easily in 8fsc NTSC digital TV or VCR systems. Also, it enables random access in 32-word x 4-bit data block. With this function, picture in picture or a multiplexed picture can be displayed with ease.

Features

- 262,144-word x 4-bit serial access memory
- Organized with dual ports

Serial input

x 4-bit

Serial output

x 4-bit

High Speed

Read/Write Cycle Time: 34ns/45ns/60ns (min)

Access Time: 30ns/35ns/40ns (max)

- Semi-synchronous Read/Write Cycle
- Low Power

Active: HM53051-34

225 mW(typ)

HM53051-45/60 200 mW(typ)

● Random Access in 32-word x 4-bit blocks


External Refresh Control is unnecessary

Ordering Information


Type No.	Access Time	Package
HM53051P-34 HM53051P-45 HM53051P-60	34ns 45ns 60ns	300-mil 18-pin Plastic DIP
HM53051FP-34 HM53051FP-45 HM53051FP-60	34ns 45ns 60ns	28-pin Plastic SOP

Pin Description


Pin Name	Function
Din	Data Input
Dout	Data Output
ŌĒ	Output Enable
TAS	Transfer Address Strobe
CLK	System Clock
CGW	Clock Gate (Write)
CGR	Clock Gate (Read)
SAD	Serial Address
SAS	Serial Address Strobe
WE	Write Enable



Pin Arrangement



Block Diagram




Functional Description

Serial access memory with I/O separated

Read cycle and write cycle of HM53051 can be operated independently synchronized with a system clock. It realizes time compression or expansion for picture in picture in digital TV, for example.

Write cycle by CGW


Write data are taken in at the falling edge of the system clock $\overline{\text{CLK}}$ when $\overline{\text{CGW}}$ is low. If $\overline{\text{CGW}}$ is high, HM53051 does not enter write cycle (cycle time is defined by system clock cycle time). Time is compressed easily with $\overline{\text{CGW}}$.



Read Cycle by CGR

Read data is output at the falling edge of the system clock \overline{CLK} when \overline{CGR} is low. If \overline{CGR} is high, HM53051 does not enter read cycle (cycle time is


defined by system clock time). Time is expanded is realized easily with CGR.



Random Access

The HM53051 is also capable of random access by serial address input, SAD. Random access by the unit of 32-word x 4-bit is performed, when \overline{TAS} is low after read address (ARO - AR12), write address (AWO - AW12) and mode setting flags, \overline{RF} (Read

Flag), WF (Write Flag) and MF (Mode Flag) are read into by SAD with synchronous SAS. In order to output data continuously, the address specified by SAD increments automatically.



Mode Programming


Operation mode in HM53051 is programmed by the combination of SAD 5-bit.

MF	WF	RF	AW0	AR0	Mode
0	0	0	×	×	Write/read address asynchronous transfer
0	0	1	×	×	Write address asynchronous transfer
0	1	0	×	×	Read address asynchronous transfer
0	1	1	×	×	
1	0	0	×	×	Write/read address synchronous transfer
1	0	1	×	X	Write address synchronous transfer
1	1	0	×	х	Read address synchronous transfer
1	1	1	1	1	System reset
1	1	1	0	0	
1	1	1	0	1	Inhibit
1	1	1	1	0	

Note) x means Don't care.


Read/Write Address Asynchronous Transfer Mode

- Read address asynchronous transfer mode
- (1) Read address asynchronous transfer mode (1) (CGR: Low)



Note) The data block at read address AR, specified by SAD, is output starting from the 32-nd system clock after the of TAS.


(2) Read address asynchronous transfer mode (2) (CGR: High)




- Notes) *1. The data block at read address AR, specified by SAD, is output starting from the 32-nd system clock after the falling of TAS.
 - *2. If \overline{CGR} is turned to low after 33-rd clock from the falling edge of \overline{TAS} , the data at read address AR (D2, D3, D4...) is output with synchronous \overline{CLK} while \overline{CGR} is low.


Write address asynchronous transfer mode

(1) Write address asynchronous transfer mode (1) (CGW: Low)



Note) The data block at write address AW, specified by SAD, is taken in starting from the 1-st clock after the falling edge of TAS.






Note) If CGW is turned to low after falling of TAS, the data block at write address AW is taken in with synchronous CLK.


Read/Write Address Synchronous Transfer Mode

Read address synchronous transfer mode



Note) When TAS turns to low, the data block at read address AR, specified by SAD, is output after the data block at the present read address ARN, and the next address ARN+1 is put out.

Write address synchronous transfer mode



Note) When TAS turns to low, the data block being written is taken into write address AW.


System Reset Mode

System reset mode is the same as read/write address asynchronous transfer mode except that read/write address are reset to 0.

System reset by SAD

Note) System reset mode starts when \overline{MF} , \overline{WF} , \overline{RF} , AW0, and AR0 are all high.

System reset by SAS and TAS



Note) System reset mode starts when both \overline{SAS} and \overline{TAS} are low at the falling edge of the \overline{CLK} .


• 1 field delay

Note) Field-delayed data is output, when CGR and CGW turn to high before the system reset at the beginning of every field, and turn to low simultaneously after the 33rd clock from the system reset.


Notes on Using HM53051

- Input/output data of 32 words is not written or read in read/write address asynchronous transfer mode or during system reset. The data is written or read out in blocks of 32-word x 4-bit. Input data of less than 32 words is not written in write address asynchronous transfer mode or during system reset. When asynchronous read address transfer mode or system reset mode is activated, output from the current data block will continue. When output data from the current data block is finished, the next data block is not read out if it has less than 32 words.
- Input data is not read out immediately. The data (32 word x 4-bit) is written into the memory array in the next 32 cycles after it is taken in. The data can be read out only after writing to the memory array is completed. If read address transfer mode is programmed after the 33 word clock from on input data block, new data can be read out. If this mode is programmed before the 33 word clock, new data or old data is output.

(1) Read/write address asynchronous transfer mode




(2) Read/write address synchronous transfer mode




Mode programming

Do not reprogram read address transfer mode before a read operation of the previous read address transfer mode or system reset mode is completed. If it is reprogrammed during a read operation, address becomes invalid, and the device may malfunction. Do not reprogram write address transfer mode or system reset mode before a write operation of the previous write address transfer mode or system reset mode is completed. If it is reprogrammed during a write operation, address become invalid, and the device may malfunction.


(1) Read address asynchronous transfer mode




(2) Read address synchronous transfer mode



(3) Write address asynchronous transfer mode



(4) Write address synchronous transfer mode



- Addresses must be set by read and write address asynchronous transfer or system reset 100μs after power on. Before an address can be set,
- 32 CLK initialization cycles or more are required.

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Power Dissipation	P _T	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Storage Temperature (under bias)	Tbias	-10 to +85	°C

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage —	V _{cc}	4.5	5.0	5.5	V
Suppry voltage	V _{ss}	0	0	0	V
Input Voltage	V _{IH}	2.7		6.5	V
(CLK, SAS)	V _{IL}	-0.5*1		0.8	V
Input Voltage	V _{IH}	2.4		6.5	V
(All pins except CLK and SAS)	V _{IL}	-0.5*1		0.8	V

Note) *1. -3.0V for pulse width ≤ 10 ns.

DC and Operating Characteristics (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

D.	Symbol Test Conditions —		HM53051-34			HM53051-45/60			- Unit
Parameter	Symbol	Symbol Test Conditions —		typ	max	min	typ	max	Oint
Operating Power Supply Current	I _{CC}	Min. cycle Iout=0 mA		45	60	water -	40	60	mA
Input Leakage Current	ILI	VCC=5.5V Vin=Vss to Vcc	-10		10	-10		10	μА
Output Leakage Current	ILO	OE=VIH Vout=Vss to Vcc	-10		10	-10		10	μА
Output Voltage	V _{OL}	I _{OL} =4.2mA			0.4			0.4	V
	V _{OH}	I _{OH} =-2 mA	2.4			2.4			V

Capacitance (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Test Conditions	min	typ	max	Unit
Input Capacitance	Cin	Vin = 0 V	_	_	5	pF
Output Capacitance	Cout	Vout = 0 V	-	_	7	pF

Note) This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

AC Test Conditions


• Input and output timing reference levels: 1.5 V

Input pulse levels: V_{SS} to 3 V
 Input rise and fall times: 5 ns
 Output Load: 2 TTL + 50 pF

(Including scope and jig)


Parameter	Symbol	HM53	3051-34	HM53051-45		HM53051-60		Unit
	27	min	max	min	max	min	max	
System Clock Cycle Time	^t CC	34	300	45	300	60	300	ns
CLK Pulse Width -	^t CL	15	******	15	****	15		ns
CLK Pulse width	^t CH	15		15		15		ns
Access Time from CLK	^t AC	-	30		35		40	ns
Output Hold Time	^t OH	5		5		8		ns
Output Enable Access Time	t OEA		25		25		30	ns
Output Enable to Output in Low Z	^t OLZ	5	****	5		5	*******	ns
Output Disable to Output in High Z	^t OHZ	0	20	0	20	0	20	ns
CGR Setup Time	t GRS	15	•	15	-	15		ns
CGR Hold Time	^t GRH	5		5		5	_	ns
CGW Setup Time	t GWS	15		15	-	15		ns
CGW Hold Time	^t GWH	5		5		5		ns
Write Command Setup Time	t WCS	15	*****	15		15		ns
Write Command Hold Time	^t WCH	5		5		5		ns
Data Input Setup Time	t DS	15		15		15		ns
Data Input Hold Time	^t DH	5		5		5		ns
SAS Cycle Time	^t SC	34		45		60		ns
GAO D. 1. W. 1.1.	t SL	15		15		15		ns
SAS Pulse Width	^t SH	15		15		15		ns
Serial Address Setup Time	t SAS	15		15	****	15		ns
Serial Address Hold Time	^t SAH	5		5		5		ns
SAS Setup Time during Mode Programming	^t SSH	15		15	-	15		ns
SAS Hold Time during Mode Programming	^t SHH	5		5		5	*****	ns
TAS Setup Time	t TS	15	******	15		15		ns
TAS Hold Time	^t TH	5		5		5		ns
SAS Setup Time during System Reset by SAS/TAS	t SSL	15		15		15	*******	ns
SAS Hold Time during System Reset by SAS/TAS	^t SHL	5		- 5		5		ns

Read/Write Cycle




Notes) *1. Write Cycle starts when \(\overline{CGW}\) is low and \(\overline{WE}\) is low. Data are not written when \(\overline{WE}\) is high. Time-compression mode is realized by controlling \(\overline{CGW}\).
*2. Read cycle starts when \(\overline{CGR}\) is low. Time-expansion mode is realized by controlling \(\overline{CGR}\).

Read Cycle (OE control)




Notes) *1. t_{OHZ} is defined by the time at which the output achieves the open circuit condition. *2. t_{OLZ} and t_{OHZ} are sampled and not 100% tested.

Mode Selection



Note) SAS operates asynchronously with CLK. When TAS is low at the falling edge of the CLK, the address transfer cycle starts. SAS should be high during the address transfer cycle.

SAS, TAS Reset Mode



Note) The mode which was selected by SAD before SAS and TAS reset, if SAS and TAS are reset, should be changed because SAD is newly taken into by SAS. The mode should be reselected by SAD after SAS and TAS reset.

HM53461 Series HM53462 Series

65,536-word x 4-bit Multiport CMOS Video RAM

The HM53461/HM53462 is a 262, 144-bit multiport memory equipped with a 64k-word x 4-bit Dynamic RAM port and a 256-word x 4-bit Serial Access Memory (SAM) port. The SAM port is connected to an internal 1,024-bit data register through a 256-word x 4-bit serial read or write access control. In the read transfer cycle, the memory cell data is transferred from a selected word line of the RAM port to the data register. The RAM port has a write mask capability in addition to the conventional operation mode. Write bit selection out of 4 data bit can be achieved.

Utilizing the Hitachi 2μ m CMOS process, fast serial access operation and low power dissipation are realized. All inputs and outputs, including clocks, are TTL compatible.

In HM53462, RAM port has logic operation capability. By this function, logic operation between memory data and input data can be done in one cycle.

FEATURES

- Multiport organization (RAM; 64k-word x 4-bit and SAM; 256 word x 4-bit)
- Double layer polysilicon/polyicide n-well CMOS process
- Single 5V (±10%)
- Low power Active RAM; 380mW max.

SAM; 220mW max.

Standby

40mW max.

Access Time

RAM; 100ns/120ns/150ns

SAM; 40ns/40ns/60ns

Cycle Time Random read or write cycle time (RAM)

190ns/220ns/260ns

Serial read or write cycle time (SAM)

40ns/40ns/60ns

- TTL compatible
- 256 refresh cycles 4ms
- Refresh function

RAS - only refresh

CAS - before - RAS refresh

Hidden refresh

- Data transfer operation (RAM ⇒ SAM)
- Fast serial access operation asynchronized with RAM port except data transfer cycle
- Real time read transfer capability
- Write mask mode capability
- Logic operation capability between Din and Dout (HM53462 Series)
- SAM organization can be changed to 1,024 x 1 (HM53462 Series)


HM53461,HM53462 Series

ORDERING INFORMATION

Type No.	Access Time	Package
HM53461P-10	100ns	400mil 24-pin
HM53461P-12	120ns	Plastic DIP
HM53461P-15	150ns	(DP-24A)
HM53461ZP-10	100ns	24-pin
HM53461ZP-12	120ns	Plastic ZIP
HM53461ZP-15	150ns	(ZP-24)
HM53461JP-10	100ns	24-pin
HM53461JP-12	120ns	Plastic SOJ
HM53461JP-15	150ns	(CP-24D)
HM53462P-10	100ns	400mil 24-pin
HM53462P-12	120ns	Plastic DIP
HM53462P-15	150ns	(DP-24A)
HM53462ZP-10	100ns	28-pin
HM53462ZP-12	120ns	Plastic ZIP
HM53462ZP-15	150ns	(ZP-24)
HM53462JP-10	100ns	300mil 24-pin
HM53462JP-12	120ns	Plastic SOJ
HM53462JP-15	150ns	(CP-24D)

PIN ARRANGEMENT

- HM53461P/JP Series HM53461ZP Series
- HM53462P/JP Series HM53462ZP Series




■ PIN DESCRIPTION


Pin Name	Function
A0 – A7	Address Inputs
I/O1 - I/O4	RAM Port Data Input/Output
SI/O1 – SI/O4	SAM Port Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
SC	Serial Clock
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SOE	SAM Port Enable
v_{CC}	Power Supply
V_{SS}	Ground

HM53461,HM53462 Series

BLOCK DIAGRAM HM53461 Series



HM53462 Series



BABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to VSS	1V to +7V
Power supply voltage relative to V _{SS}	-0.5V to +7V
Operating temperature, Ta (Ambient)	0°C to +70°C
Storage temperature	5°C to +125°C
Short circuit output current	50mA
Power dissipation	1W

■ RECOMMENDED DC OPERATING CONDITIONS (T_a =0 to +70°C)

Parameter	Symbol	min.	typ.	max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input High voltage	V_{IH}	2.4	_	6.5	V
Input Low voltage	V_{IL}	-0.5*2	_	0.8	V

Notes: 1. All voltages referenced to V_{SS} . 2. -3.0V for pulse width ≤ 10 ns.

DC ELECTRICAL CHARACTERISTICS ($T_a = 0$ to +70°C, $V_{CC} = 5$ V ±10%, $V_{SS} = 0$ V)

RAM PORT	Symbol	SAM I	PORT	HM53461-10	HM53461-12	HM53461-15	Unit
RAM PORT	Symbol	Standby	Active	HM53462-10	HM53462-12	HM53462-15	Omt
Operating current RAS, CAS cycling	I _{CC1}	0	Х	70	60	50	mA
$t_{RC} = \min$.	I_{CC7}	X	0	110	100	80	mA
Standby current \overline{RAS} , $\overline{CAS} = V_{IH}$	I _{CC2}	0	Х	7	7	7	mA
Standoy Current RAS, CAS - VIH	I _{CC8}	X	0	40	40	30	m A
RAS only refresh current	I_{CC3}	0	Х	60	50	40	m A
$CAS = V_{IH}$, RAS cycling $t_{RC} = min$.	I _{CC9}	Х	0	100	90	70	m A
Page mode current $\overline{RAS} = V_{II}$,	I _{CC4}	0	Х	50	40	35	m A
$\overline{\text{CAS}}$ cycling $t_{PC} = \min$.	I_{CC10}	X	0	90	80	65	m A
CBR refresh current RAS cycling	I _{CC5}	0	X	60	50	40	mΑ
$t_{RC} = \min$	I _{CC11}	X	0	100	90	70	mΑ
Data transfer current	I _{CC6}	0	×	75	65	55	m A
\overline{RAS} , \overline{CAS} cycling $t_{RC} = \min$.	I _{CC12}	X	0	115	105	85	m A

Parameter	Symbol	min.	max.	Unit
Input leakage	I_{LI}	-10	10	μА
Output leakage	I_{LO}	-10	10	μA
Output high voltage I_{OH} =-2mA	V _{OH}	2.4	_	V
Output low voltage I_{OL} =4.2mA	VOL	_	0.4	V

■ INPUT/OUTPUT CAPACITANCE

Parameter	Symbol	typ.	max.	Unit
Address	CII	_	5	pF
Clocks	C12	_	5	pF
I/O, SI/O	C _{I/O}	_	7	pF

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (T_a =0 to +70°C, V_{CC} =5V±10%, V_{SS} =0V)^{1), 10), 11)}

Parameter	Symbol	HM5	3461-10 3462-10	HM5	3461-12 3462-12	HM5	3461-15 3462-15	_ Unit	Note
Random Read or Write Cycle Time	·	min. 190	max.	min. 220	max.	min. 260	max.		
Read-Modify-Write Cycle Time	†RC	260		300		355	-	ns	
Page Mode Cycle Time	†RWC	70	_	85	_	105		ns	
Access Time from RAS	^t PC		100		120		150	ns	2 2
Access Time from CAS	†RAC		50				75	ns	2, 3
Output Buffer Turn Off Delay referenced to CAS	†CAC		25		30		40	ns	3, 4
Transition Time (Rise and Fall)	<u> </u>	3	50		50		50	ns	6
RAS Precharge Time	<i>t</i> _T	80		90		100		ns	
RAS Pulse Width	[†] RP	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	†RAS	50	10000	60	10000	75	10000	ns	
RAS to CAS Delay Time	†CAS	25	50	25	60	30	75	ns	7
RAS Hold Time	† RCD	50		60	-	75		ns	
CAS Hold Time	t RSH	100		120		150		ns	
CAS to RAS Precharge Time	t CSH	100		10		10		ns	
Row Address Setup Time	t car	0		0		0		ns ns	
Row Address Hold Time	t _{ASR}	15		15		20			
Column Address Setup Time	†RAH	0		0		0		ns	
Column Address Hold Time	†ASC	20		20	_	25		ns	
Write Command Setup Time	†CAH	0		0		$\frac{25}{0}$		ns ns	8
Write Command Hold Time	t	25		25		30		ns	
Write Command Pulse Width	t WCH	15		20		25		ns	·
Write Command to RAS Lead Time	t	35		40		45		ns	
Write Command to CAS Lead Time	t _{RWL}	35		40		45		ns	
Data-in Setup Time	t CWL	0		0		0		ns	9
Data-in Hold Time	t _{DS}	25		25		30		ns	8, 9
Read Command Setup Time	t DH	0		0		0		ns	
Read Command Hold Time	t RCS	0		0		0		ns	
Read Command Hold Time referenced to RAS	t RCH	10		10		10		ns	
Refresh Period	t RRH		4		4		4	ms	
RAS Pulse Width (Read-Modify-Write Cycle)	[†] REF	170	10000	200	10000	245	10000	ns	
CAS to WE Delay	tawn	85		100		125		ns	8
CAS to WE Delay CAS Setup time (CAS-before-RAS refresh)	toup	10		100		10		ns	
CAS Hold Time (CAS-before-RAS refresh)	terr	20		25		30		ns	
RAS Precharge to CAS Hold Time	t CHR	10		10		10		ns	
CAS Precharge Time	t _{RPC}	10		15		20		ns	
Access Time from OE	t _{CP}		30		35		40	ns	
Output Buffer Turn-off Delay referenced to $\overline{\text{OE}}$	tone		25		30		40	ns	
Output Burier Furn-Off Delay referenced to OE OE to Data-in Delay Time		25		30		40		ns	
OE Hold Time referenced to WE	topp	10		15		20		ns	
Data-in to CAS Delay Time	t _{OEH}	0		0		0		ns	
Data-in to CAS Delay Time Data-in to OE Delay Time	t DZC	0		0		0		ns	
OE to RAS Delay Time	topp	35		40		45		ns	
Serial Clock Cycle Time	tono	40		40		60		ns	
Access Time from SC	tscc	- 40	40		40		60	ns	10
Access Time from SOE	t SCA		25		30		40	ns	10
	t SEA	10		10		10	-		10
SC Pulse Width	^t sc	10		10				ns	

(to be continued)

Parameter	Symbol		3461-10 3462-10 max.		3461-12 3462-12 max.		3461-15 3462-15 max.	Unit	Note
SC Precharge Width	t _{SCP}	10	max.	10		10		ns	
Serial Data-out Hold Time after SC High	t _{SOH}	10		10	_	10		ns	
Serial Output Buffer Turn-off Delay from SOE	t _{SEZ}		25	_	25		30	ns	
Serial Data-in Setup Time	tSIS	0	_	0	_	0	_	ns	
Serial Data-in Hold Time	t _{SIH}	15	_	20	-	25		ns	
DT to RAS Setup Time	t _{DTS}	0	_	0		0	_	ns	
DT to RAS Hold Time(Read Transfer Cycle)	t _{RDH}	80	_	90	_	110		ns	
DT to RAS Hold Time	t _{DTH}	15	_	15	_	20		ns	
DT to CAS Hold Time	†CDH	20	_	30	_	45	_	ns	
Last SC to DT Delay Time	t _{SDD}	5	_	5	_	10	_	ns	
First SC to DT Hold Time	t _{SDH}	25	_	25	_	30		ns	
DT to RAS Delay Time	t _{DTR}	10	_	10	_	10	_	ns	
WE to RAS Setup Time	tws	0	_	0	-	0	_	ns	
WE to RAS Hold Time	twH	15		15		20	_	ms	
I/O to RAS Setup Time	^t MS	0	_	0	_	0	-	ns	
I/O to RAS Hold Time	^t MH	15	_	15	_	20	_	ns	
Serial Output Buffer Turn-off Delay from RAS	t SRZ	10	50	10	60	10	75	ns	
SC to RAS Setup Time	tsrs	30	_	40	_	45		ns	
RAS to SC Delay Time	t _{SRD}	25	_	30	_	35		ns	
Serial Data Input Delay Time from RAS	†SID	50	_	60		75	_	ns	
Serial Data Input to DT Delay Time	t _{SZD}	0	_	0		0	-	ns	
SOE to RAS Setup Time	t _{ES}	0	_	0	_	0	_	ns	
SOE to RAS Hold Time	t _{EH}	15	_	15	_	20		ns	
Serial Write Enable Setup Time	tsws	0	_	0	_	0	_	ns	
Serial Write Enable Hold Time	t _{SWH}	35	_	35	-	55		ns	
Serial Write Disable Setup Time	tswis	0		0	_	0	_	ns	
Serial Write Disable Hold Time	^t swih	35	_	35	_	55		ns	
DT to Sout in Low-Z Delay Time	[†] DLZ	5	_	10	_	10		ns	

Notes)

- 1. AC measurements assume t_T =5ns.
- 2. Assumes that $t_{RCD} \le t_{RCD} (\max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD} (\max)$.
- 5. t_{OFF}(max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 6. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 7. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 8. t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min), the cycle is a read/write and the data


- output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 9. These parameters are referenced to CAS leading edge in early write cycle and to WE leading edge in delayed write or read-modify-write cycles.
- 10. Measured with a load circuit equivalent to 2TTL and 50pF.
- 11.An initial pause of 100 µs is required after power-up. Then execute at least 8 initialization cycles.

(HM53461 Series)

After power-up, pause for more than $100\mu s$ and execute at least 8 initialization cycles. Then execute at least one logic reset cycle including write mask reset (on the falling edge of \overline{RAS} , \overline{WE} = "Low" and I/O1 - I/O4="High"), and execute one or more transport cycle for initiation of SAM port. (HM53462 Series)


12. After a read transfer cycle, the first SAM is needed to be read out before \overline{CAS} falling edge in the succeeding read transfer cycle. When SAM is not read out after a read transfer cycle or when SAM read out is not used as valid data, the restriction mentioned above is not required.

- **WAVE FORMS**
- READ CYCLE




Do not care

• EARLY WRITE CYCLE




Note) *1. When \overline{WE} is "H" level, all the data on the I/O can be written into the cell. When \overline{WE} is "L" level, the data on the I/O are not written except for when I/O is 'high' at the falling edge of \overline{RAS} .

DELAYED WRITE CYCLE




Note) *1. When \overline{WE} is "H" level, all the data on I/O1-I/O4 can be written into the memory cell. When \overline{WE} is "L" level, the data on I/Os are not written exept for when I/O="H" at the falling edge of \overline{RAS} .

• READ MODIFY WRITE CYCLE




Note) *1. When \overline{WE} is "H" level, all the data on I/O1-I/O4 can be written into the memory cell. When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O="H" at the falling edge of \overline{RAS} .

• PAGE MODE READ CYCLE




● PAGE MODE WRITE CYCLE (Early Write)



Note) *1. When WE is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.

When WE is "L" level, the data on I/Os are not written except for when I/O="H" at the falling edge of RAS.


● PAGE MODE WRITE CYCLE (Delayed Write)




Note) *1. When WE is "H" level, all the data on I/O1-I/O4 can be written into the memory cell.

When WE is "L" level, the data on I/Os are not written except for when I/O="H" at the falling edge of RAS.


• RAS-ONLY REFRESH CYCLE




• CAS-BEFORE-RAS REFRESH (HM53461 Series)




• CAS-BEFORE-RAS REFRESH CYCLE (HM53462 Series)




• HIDDEN REFRESH CYCLE (HM53461 Series)



• HIDDEN REFRESH CYCLE (HM53462 Series)



• READ TRANSFER CYCLE (1)*1,*2



Note


*1) In the case that the previous data transfer cycle was read transfer.

Do not care

*2) Assume that SOE is "L" level.

*3) CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

● READ TRANSFER CYCLE (2)*1,*2



Do not care

Inhibit rising transient


Note)

*1) In the case that the previous data transfer cycle was write transfer or pseudo transfer.

*2) Assume that SOE is "L" level,


*3) CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

PSEUDO TRANSFER CYCLE




CAS and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

WRITE TRANSFER CYCLE




CAS and SAM start Address need not be supplied every cycle, only when it is desired to change to a new SAM start Address.

• SERIAL READ CYCLE



• SERIAL WRITE CYCLE



■ ELECTRICAL AC CHARACTERISTICS (Logic operation mode) (HM53462 Series)

Parameter	Symbol	HM53462-10		HM53	462-12	HM53462-15		Unit
Farameter	Symbol	min.	max.	min.	max.	min.	max.	
Write cycle time	t_{FRC}	230	-	265	-	310	_	ns
RAS pulse width in write cycle	t _{RFS}	140	10000	165	10000	200	10000	ns
CAS pulse width in write cycle	t _{CFS}	80	10000	95	10000	105	10000	ns
CAS hold time in write cycle	^t FCSH	140	_	165		200	_	ns
RAS hold time in write cycle	t _{FRSH}	80	_	95	_	105		ns
Page mode cycle time (Write cycle)	t_{FPC}	100	_	120	_	135	_	ns
CAS hold time (Logic operation set/reset cycle)	^t FCHR	90	_	100		120	_	ns
$\overline{\text{CAS}}$ hold time from $\overline{\text{RAS}}$ precharge (x4 \rightarrow x1 set cycle)	t _{PSCH}	10	_	10	-	10	_	ns

■ LOGIC CODE (FC0 – 3 are AX0 – AX3 in Logic Operation Set Cycle) (HM53462 Series)


EC3	FC3 FC2 FC1		FC0	I	LOGIC
rC3	FC2	FCI	FCU	Symbol	Write Data
0	0	0	0	0	Zero
0	0	0	1	AND1	Di · M i
0	0	1	0	AND2	Di ·Mi
0	0	1	1	X4 → X1	
0	1	0	0	AND3	Di · M i
0	1	0	1	THROUGH	Di
0	1	1	0	EOR	<u>Di</u> ⋅ Mi + Di ⋅ <u>Mi</u>
0	1	1	1	OR1	Di + M i
1	0	0	0	NOR	Di · Mi
1	0	0	1	ENOR	$Di \cdot Mi + \overline{Di} \cdot \overline{Mi}$
1	0	1	0	INV1	Di
1	0	1	1	OR2	Di + Mi
1	1	0	0	INV2	Mi
1	1	0	1	OR3	Di + Mi
1	1	1	0	NAND	Di + Mi
1	1	1	1	1	ONE

- → SAM organization changes to 1024 x 1
- → Logic operation mode reset

Di : External Data-in

i : The data of the memory cell


• LOGIC OPERATION SET/RESET CYCLE (With CAS before RAS refresh) (HM53462 Series)



^{*1)} Logic code A0-A3 (A4-A7: don't care)

*2) Write mask data


■ LOGIC OPERATION MODE



Note) *1. When WE is 'high', the all data on the I/O can be written into the cell.

When WE is 'low', the data on the I/O are not written except for when I/O is 'high'


at the falling edge of RAS.



NOTE 1) When \overline{WE} is "H" level, all the data on I/01-4 can be written into the memory cell.

When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of \overline{RAS} .


• PAGE MODE WRITE CYCLE (Delayed Write) (HM53462 Series)



Note) *1. When \overline{WE} is 'high', the all data on the I/O can be written into the cell. When \overline{WE} is 'low', the data on the I/O are not written except for when I/O is 'high' at the falling edge of \overline{RAS} .

Do not care

• PAGE MODE WRITE CYCLE (Early Write) (HM53462 Series)



Note) *1. When WE is 'high', the all data on the I/O can be written into the cell.

When WE is 'low', the data on the I/O are not written except for when I/O is 'high' at the falling edge of RAS.

Do not care

■ DESCRIPTION (HM53462 Series)

1. LOGIC OPERATION MODE

HM53462 has an internal logic operation unit which makes a process of graphics simple. The logic is determined in "Logic operation set/reset cycle", and the operation is executed in every write cycle succeeding to the logic operation set/reset cycle. In this mode the internal read-modify-write operation is executed and the cell data is converted into the new data given by the logic operation between Din and the old cell data.

2. LOGIC OPERATION SET/RESET CYCLE

A logic operation set/reset cycle is performed by bringing \overline{CAS} and \overline{WE} low when \overline{RAS} falls (Fig. 1). The logic code and the bits to be masked are datermined respectively by Ax0-3 state and I/01-4 state at the falling edge of \overline{RAS} . Furthermore, in this cycle \overline{CAS} — before — \overline{RAS} refresh operation is executed, too. In the case of executing the conventional \overline{CAS} — before — \overline{RAS} refresh operation, \overline{WE} must be high when \overline{RAS} falls.

2.1. Logic code

The logic code is shown in Table 1. When power

is turned on, at least one logic reset cycle including write mask reset is required to initialize logic code. If the logic code is (Ax3, Ax2, Ax1, Ax0) = (0, 0, 1, 1), the SAM organization is changed converter (Fig. 2). In the case that the SAM organization is changed to $1,024 \times 1$, one data transfer cycle is needed to initialie the SAM selector.

Once the SAM organization is changed to 1024 x 1, this code is maintained unless power is turned off.

2.2. Write mask

HM53462 has two kinds of mask registers (register 1, 2). The register 1 is set by bringing \overline{WE} low at the falling edge of \overline{RAS} during the write cycle, and the mask data is available only in this cycle. The register 2 is set by level of I/O in the logic operation set/reset cycle, and the mask data is available until the next logic operation set/reset cycle. If the register 1 is set during the current logic operation mode, the mask data of the register 1 is preferred (that of the register 2 is ignored) and the logic becomes "THROUGH" only in this cycle (Fig. 3).




Fig. 1 LOGIC OPERATION SET/RESET CYCLE

Table 1. LOGIC CODE (FC0 - FC3 are AX0 - AX3 in Logic Operation Set Cycle)


				ī	OGIC
FC3	FC2	FC1	FC0	Symbol	Write Data
0	0	0	0	0	Zero
0	0	0	1	AND1	Di Mi
0	0	1	0	AND2	Di · Mi
0	0	1	1	X4 →X1	-
0	1	0	0	AND3	Di · Mi
0	1	0	1	THROUGH	Di
0	1	1	0	EOR	Di · Mi + Di · Mi
0	1	1	1	OR1	Di + Mi
1	0	0	0	NOR	Di · Mi
1	0	0	1	ENOR	Di · Mi + Di · Mi
1	0	1	0	INV1	Di
1	0	1	1	OR2	Di + Mi
1	1	0	0	INV2	Mi
1	1	0	1	OR3	Di + Mi
1	1	1	0	NAND	Di + Mi
1	1	1	1	1	ONE

- → SAM organization changes to 1024 x 1
- → Logic operation mode reset


Di : External Data-in

Mi : The data of the memory cell

Fig. 2 THE SHIFT WAY OF SAM DATA



1) By 4 mode (SAM organization: 256 × 4)



2) By 1 mode (SAM organization: 1024 x 1)





Fig. 3 EXAMPLE OF LOGIC OPERATION MODE



HM534251 Series HM534252 Series

262144-Word × 4-Bit Multiport CMOS Video RAM

The HM534251/HM534252 is a 1-Mbit multiport video RAM equipped with a 256-kword x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory).

Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

HM534252 also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

Features

Multiport organization

Asynchronous and simultaneous operation of RAM and SAM capability

RAM: 256-kword x 4-bit and SAM: 512-word x 4-bit

Access time RAM: 100 ns/100 ns/120 ns/150 ns max

SAM: 30 ns/35 ns/40 ns/50 ns max

Cycle time RAM: 190 ns/190 ns/220 ns/260 ns min

SAM: 30 ns/40 ns/40 ns/60 ns min

Low power

Active RAM: 385 mW max

SAM: 358 mW max

Standby 40 mW max

· High-speed page mode capability

- · Logic operation mode capability (HM534252 Series)
- · 2 types of mask write mode capability (HM534252 Series)
- Mask write mode capability (HM534251 Series)
- · Bidirectional data transfer cycle between RAM and SAM capability
- · Real time read transfer capability
- 3 variations of refresh (8 ms/512 cycles)

RAS-only refresh

CAS-before-RAS refresh


Hidden refresh

TTL compatible

Ordering Information

Type No.	Access Time	Package
HM534251JP-10	100 ns	400-mil
HM534251JP-11	100 ns	28-pin
HM534251JP-12	120 ns	Plastic SOJ (CP-28D)
HM534251JP-15	150 ns	
HM534251ZP-10	100 ns	400-mil
HM534251ZP-11	100 ns	28-pin
HM534251ZP-12	120 ns	Plastic ZIP (ZP-28)
HM534251ZP-15	150 ns	
HM534252JP-10	100 ns	400-mil
HM534252JP-11	100 ns	28-pin
HM534252JP-12	120 ns	Plastic SOJ (CP-28D)
HM534252JP-15	150 ns	
HM534252ZP-10	100 ns	400-mil
HM534252ZP-11	100 ns	28-pin
HM534252ZP-12	120 ns	Plastic ZIP (ZP-28)
HM534252ZP-15	150 ns	


Pin Arrangement




Pin Description

Pin Name	Function
A0-A8	Address inputs
I/O0–I/O3	RAM port data inputs/
	outputs
SI/O0-	SAM port data inputs/
SI/O3	outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output
	enable
SC	Serial clock
SE	SAM port enable
Vcc	Power supply
Vss	Ground
NC	No connection

Block Diagram (HM534251 Series)



Block Diagram (HM534252 Series)



Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge

of RAS. The input level of those signals determine the operation cycle of the HM534251/HM534252.

Table 1. Operation Cycles of the HM534251/HM534252

	Input level at the fal	ling edge of RAS	3	Operation Cycle
CAS	DT/OE	WE	SE	Operation Cycle
Н	Н	Н	×	RAM read/write
Н	H	L	×	Mask write
Н	L	Н	×	Read transfer
Н	L	L	Н	Pseudo transfer
Н	L	L	L	Write transfer
L	×	×	×	CBR refresh (HM534251 Series)
L	×	Н	×	CBR refresh (HM534252 Series)
L	×	L	×	Logic operation set/reset (HM534252 Series)

Note: x; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A0–A8 (input pins): Row address is determined by A0–A8 level at the falling edge of RAS. Column address is determined by A0–A8 level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534251/HM534252 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read /write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O3 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer

cycle. When $\overline{\text{DT}}$ is high at the falling edge of $\overline{\text{RAS}}$, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0—SI/O3 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

Operation of HM534251 / HM534252

Operation of RAM Port RAM Read Cycle

(DT/OE high, CAS high, at the falling edge of RAS)

Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WE is high and DT/OE is low while CAS is low, the selected address data is output through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (tAA) and RAS to column address delay time (tRAD) specifications are added to enable high-speed page mode.

RAM Write Cycle

(Early Write, Delayed Write, Read-Modify-Write)
(DT/OE high, CAS high at the falling edge of RAS)

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When \overline{CAS} and \overline{WE} are set low after \overline{RAS} is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 4 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If WE is set low before the $\overline{\text{CAS}}$ falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the $\overline{\text{CAS}}$ falling edge.

If $\overline{\text{WE}}$ is set low after the $\overline{\text{CAS}}$ falling edge, this cycle becomes a delayed write cycle. Data is input at the $\overline{\text{WE}}$ falling edge. I/O does not become high impedance in this cycle, so data should be entered with $\overline{\text{OE}}$ in high.

If $\overline{\text{ME}}$ is set low after town (min) and tawn (min) after the $\overline{\text{CAS}}$ falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting $\overline{\text{OE}}$ high.

 Mask Write Mode (WE low at the falling edge of RAS)

If $\overline{\text{WE}}$ is set low at the falling edge of $\overline{\text{RAS}}$, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of $\overline{\text{RAS}}$. Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the $\overline{\text{RAS}}$ cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle

(DT/OE high, CAS high at the falling edge of RAS)

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling CAS while RAS is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time

(tAA), \overline{RAS} to column address delay time (tRAD), and access time from \overline{CAS} precharge (tACP) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within transp max (100 μ s) and transp max (100 μ s). (transp is specified only for HM534252 series)

Transfer Operation

The HM534251/HM534252 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{\text{DT}}/\overline{\text{OE}}$ low at the falling edge of $\overline{\text{RAS}}$.

They have following functions:

- Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Read transfer cycle: RAM → SAM
 - (b) Write transfer cycle: RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle:

SI/O output

Pseudo transfer cycle,

write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address.

Read Transfer Cycle (CAS high, DT/OE low, WE high at the falling edge of RAS)

This cycle becomes read transfer cycle by setting $\overline{DT/OE}$ low and \overline{WE} high at the falling edge of \overline{RAS} . The row address data (512x4 bit) determined by this cycle is transferred synchronously at the rising edge of $\overline{DT/OE}$. After the rising edge of $\overline{DT/OE}$, the new address data outputs from SAM start address determined by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing tspb (min) is specified between the last SAM access before transfer and $\overline{\text{DT/OE}}$ rising edge, and tsph(min) between the first SAM access and $\overline{\text{DT/OE}}$ rising edge (see figure 1).




Figure 1. Real Time Read Transfer

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data outputs after tRLZ (min) after the RAS falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (CAS high, DT/OE low, WE low, and SE high at the falling edge of RAS)

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT/OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within tsnz (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than tsn (min) to avoid data contention. SAM access becomes enabled after tsnn (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.

Write Transfer Cycle (CAS high, DT/OE low, WE low, and SE low at the falling edge of RAS)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after tsrb (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC should not be raised.

SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If SE is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't input into data resister. Internal pointer is incremented according to the SC rising edge, so \overline{SE} high can mask data for SAM.

Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

RAS-Only Refresh Cycle: RAS-only refresh cycle is performed by activating only RAS cycle with CAS fixed to high by inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE should be high at the falling edge of RAS.

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.

(HM534251 Series)

CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate. To distinguish this cycle from logic operation set/reset cycle, WE should be high at the falling edge of RAS. (HM534252 Series)

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating \overline{RAS} when $\overline{DT}/\overline{OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

Logic Operation Mode (HM534252 Series)

The HM534252 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read modify write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle (CAS and WE Low at the falling edge of RAS)

In logic operation set/reset cycle, the following operations are performed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CAS-before-RAS refresh.

Figure 2 shows the timing for logic operation set/ reset cycle. This cycle starts when CAS and WE are low at the falling edge of RAS. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of RAS respectively. When write cycle is performed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one RAS cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

(1)Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0-A3 levels at the falling edge of \overline{RAS} . (A4-A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0,1,0,1) resets the logic operation mode. When write cycle is performed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of \overline{RAS} in logic operation set/reset cycle when mask data is not used.

(2) Mask data programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2. Logic Operation Set/Reset

Table 2. Logic Code

Note	Write Data	- Symbol		Logic Code		
			A0	A1	A2	A3
	0	Zero	0	0	0	0
	Di · Mi	AND1	11	0	0	0
Logic operation mode set	Di · Mi	AND2	0	1	0	0
	Mi		1	1	0	0
	Di ∙ M i	AND3	0	0	1	0
Logic operation mode rese	H Di	THROUGH	1	0	1	0
	$\overline{\text{Di}} \cdot \text{Mi} + \overline{\text{Di}} \cdot \overline{\text{Mi}}$	EOR	0	1	1	0
	Di + Mi	OR1	1	1	1	0
	Di · Mi	NOR	0	0	0	1
	$Di \cdot Mi + \overline{Di} \cdot \overline{Mi}$	ENOR	1	0	0	1
Logic operation mode set	Di	INV1	. 0	1	0	1
	Di + Mi	OR2	11	1	0	1
	Mi	INV2	0	0	1	1
	Di + Mi	OR3	1	0	1	1
	Di + Mi	NAND	0	1	1	1
	1	One	1	1	1	1

Notes: Di; External data-in

Mi; The data of the memory cell




Figure 3. 2 Types of Mask Write Function and Logic Operation Function

Also, temporary mask data is programmed by falling WE at the falling edge of RAS in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions are useful when RAM port is devided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

Write Cycle in Logic Operation Mode (Early Write, Delayed Write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed Internally.

- Reading memory data in given address into internal bus.
- (3) Writing the result of (2) into address given by (1)
- Performing operation between input data and memory data




Figure 4. Sequence of Raster Operation

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be

executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage *1	VT	-1.0 to +7.0	V
Power supply voltage *1	Vcc	-0.5 to +7.0	V
Short circuit output current	Iout	50	mA
Power dissipation	Рт	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Note: *1. Relative to Vss.

Recommended DC Operating Conditions (Ta = $0 \text{ to } +70^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage *1	Vcc	4.5	5.0	5.5	V
Input high voltage *1	VIH	2.4	Стастича	6.5	V
Input low voltage *1	Vil	-0.5 ⁺²		0.8	V

Notes: *1. All voltages referenced to Vss.

^{*2.} -3.0 V for pulse width $\leq 10 \text{ ns}$.

DC Characteristics (Ta = 0 to +70°C, Vcc = $5V \pm 10\%$, Vss = 0V)

Item	Symbo		4251-10 4252-10								T	est Conditions	Note
Item	Symbo		Max				Max			Oin	RAM port	SAM port	14016
Operating current	Iccı		70		70		60		55	mA	RAS, CAS cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	*1, *2
	Icc7		120		120	account.	100		85	mA	trc = Min	SE = VIL, SC cycling tscc = Min	
Standby currer	nt Icc2		7		7		7		7	mA	RAS, CAS = VIH	$SC = V_{IL}, \overline{SE} = V_{IH}$	*1. *4
	Iccs		65		55	-	55		40	mA		SE=Vil., SC cycling tscc = Min	., -
RAS-only refresh current	Icc3		70		70		60		55	mA	RAS cycling CAS =VIH	$SC = V_{IL}, \overline{SE} = V_{IH}$	*2
	Icc9		120	-	120		100		85	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cycling $tscc = Min$	_
Page mode current	Icc4		80		80	-	70		60	mA	CAS cycling RAS = VIL	$SC = V_{IL}, \overline{SE} = V_{IH}$	*1, *3
	Icci) —	130		130		110		90	mA	tPC = Min	$\overline{SE} = V_{IL}$, SC cycling tscc = Min	
CAS-before- RAS refresh	Iccs		60		60		50		40	mA	RAS cycling trc = Min	$SC = V_{IL}, \overline{SE} = V_{IH}$	
current	Iccı	1 —	110		110		90		70	mA		SE = V _{IL} , SC cycling tscc = Min	
Data transfer	Icc6		95		95		90		85	mA	RAS, CAS cycling	$SC = V_{IL}, \overline{SE} = V_{IH}$	*2
current	Icci	2 —	135		135		125		115	mA	trc = Min	$\overline{SE} = V_{IL}$, SC cycling tscc = Min	
Input leakage current	ILI	-10	10	-10	10	-10	10	-10	10	μА			
Output leakage	e Ilo	-10	10	-10	10	-10	10	-10	10	μА			
Output high voltage	Von	2.4	-	2.4	Crosser	2.4		2.4		V	Іон=	–2 mA	
Output low voltage	Vol		0.4		0.4		0.4		0.4	V	Iol =	4.2 mA	

Notes: *1. Icc depends on output loading condition when the device is selected. Icc max is specified at the output open condition.

- *2. Address can be changed less than three times while one \overline{RAS} cycle.
- *3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
- *4. Address must be fixed.

Capacitance (Ta = 25°C, Vcc = 5 V, f = 1MHz, Bias: Clock, I/O = Vcc, address = Vss)

Item	Symbol	Min	Тур	Max	Unit
Address	C11			5	pF
Clock	C12			5	pF
I/O, SI/O	Ci/o			7	pF

Note: This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to $70^{\circ}C$, Vcc = 5 $V \pm 10\%$, Vss = 0 V) *1.*11

Test Conditions


Input rise and fall time:

5 ns

Output load:

See figures

Input timing reference levels: Output timing reference levels: 0.8 V, 2.4 V 0.4 V, 2.4 V



Note: *1. Including scope & jig.

Common Parameter

Teach	S11		4251-10 4252-10		34251-11 34252-11		4251-12 4252-12		34251-15 34252-15	77:4	NI-4-
Item	Symbol -	Min	Max	Min	Max	Min	Max	Min	Max	- Unit	Note
Random read or write cycle time	trc	190		190		220		260		ns	
RAS precharge time	trp	80		- 80		90		100		ns	
RAS pulse width	tras	100	10000	100	10000	120	10000	150	10000	ns	
CAS pulse width	tcas	30	10000	30	10000	35	10000	40	10000	ns	
Row address setup time	tasr	0	-	0		0	-	0		ns	
Row address hold time	trah	15	-	15		15	-	20		ns	-
Column address setup time	tasc	0		0		0		0		ns	
Column address hold time	tcah	20		20		20		25		ns	
RAS to CAS delay time	trcd	25	70	25	70_	25	85	30	110	ns	*5,*6
RAS hold time	trsh	30		30		35		40		ns_	
CAS hold time	tcsh	100		100		120		150		ns	
CAS to RAS precharge time	tcrp	10		10		10		10		ns	
Transition time (rise to fall)	tr	3	50	3	50	3	50	3	50	ns	*8
Refresh period	tref		8		8	-	8		8	ms	
DT to RAS setup time	tots	0		0		0		0		ns	
DT to RAS hold time	tdth	15		15		15	-	20		ns	
Data-in to OE delay time	tozo	0		0		.0		0		ns	
Data-in to CAS delay time	tozc	0		0		0	•	0		ns	

Read Cycle (RAM), Page Mode Read Cycle

Item	Cumbal	HM534251-10 HM534252-10		HM534 HM534			HM534251-12 HM534252-12		HM534251-15 HM534252-15		Note
nem	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	14016
Access time from RAS	trac		100		100		120		150	ns	*2, *3
Access time from CAS	tcac		30		30		35		40	ns	*3, *5
Access time from OE	toac		30		30		35		40	ns	*3
Address access time	taa		45		45		55		70	ns	*3, *6
Output buffer turn-off delay	toffi	*****	25		25		30	_	40	ns	*7
referenced to CAS											
Output buffer turn-off delay	toff2		25		25		30		40	ns	*7
referenced to OE					-						
Read command setup time	trcs	0		0		0		0		ns	
Read command hold time	trch	0		0		0		0		ns	*12
Read command hold time	trrh	10	_	10		10		10		ns	*12
referenced to RAS											
RAS to column address	trad	20	55	20	55	20	65	25	80	ns	*5, *6
delay time											
Page mode cycle time	tPC	55	-	55	-	65		80		ns	
CAS precharge time	tcp	10		10		15		20		ns	
Access time from CAS precharge	t ACP	*****	50		50		60		75	ns	
Page mode RAS pulse width	trasp	0.1	100	0.1	100	0.12	100	0.15	100	μs	

Write Cycle (RAM), Page Mode Write Cycle

• • • • • •		-									
•		HM534251-10 HM534251-11 HM534251-12 HM534252-10 HM534252-11 HM534252-12			4251-15 4252-15	Unit	Note				
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oint	14016
Write command setup time	twcs	0		0		0_		00		ns	*9
Write command hold time	twch	25		25		25		30		ns	
Write command pulse width	twp	15		15		20		25		ns	
Write command to RAS lead time	e trwl	30		30		35		40		ns	
Write command to CAS lead time	e tcwl	30		30		35		40		ns	
Data-in setup time	tos	00		0		0		0		ns	*10
Data-in hold time	tdh	25		25		25		30		ns	*10
WE to RAS setup time	tws	0		0_		0		0		ns	
WE to RAS hold time	twн	15		15		15		20_		ns	
Mask data to RAS setup time	tms	0		.0		0		0		ns	
Mask data to RAS hold time	tмн	15		15		15		20		ns	
OE hold time referenced to WE	toeh	10		10		15		20		ns	
Page mode cycle time	tpc	55		55		65		80		ns	
CAS precharge time	tcp	10		10		15		20		ns	
Page mode RAS pulse width	trasp	0.1	100	0.1	100	0.12	100	0.15	100	μs	

Read-Modify-Write Cycle

		HM534251-10		HM534251-11		HM534251-12		HM534251-15			
			4252-10		4252-11		4252-12		4252-15		
Item	Symbol -	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read-modify-write cycle time	trwc	255		255		295		350		ns	
RAS pulse width	trws	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE delay	tcwd	65		65		75		90		ns	*9
Column address to WE delay	tawd	80		80		95		120		ns	*9
OE to data-in delay time	todd	25		25		30		40		ns	
Access time from RAS	trac		100		100		120		150	ns	*2,*3
Access time from CAS	tcac		30		30		35		40	ns	*3,*5
Access time from OE	toac		30		30		35		40	ns	+3
Address access time	taa		45		45		55		70	ns	*3,*6
RAS to column address delay	trad	20	55	20	55	20	65	25	80	ns	*5,*6
Output buffer turn-off delay	toff2		25		25		30		40	ns	
referenced to \overline{OE}											
Read command setup time	trcs	0		0		0		0		ns	
Write command to RAS lead time	trwL	30		30		35		40		ns	
Write command to CAS lead time	tcwl	30		30		35		40		ns	
Write command pulse width	twp	15		15		20		25		ns	
Data-in setup time	tos	0	-	0		0		0		ns	*10
Data-in hold time	tdh	25		25		25		30		ns	*10
WE to RAS setup time	tws	0		0		0		0		ns	
WE to RAS hold time	twn	15		15		15		20		ns	
Mask data to RAS setup time	tms	0		0		0		0		ns	
Mask data to RAS hold time	tмн	15		15		15		20		ns	
$\overline{\text{OE}}$ hold time referenced to $\overline{\text{WE}}$	tоен	10		10		15		20		ns	

Refresh Cycle

T	C11	11.7100 1201 10		4251-12 HM534251-15 4252-12 HM534252-15			I Init	Note			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS setup time	tcsr	10		10		10		10		ns	
(CAS-before-RAS refresh)											
CAS hold time	tchr	20		20		25		30		ns	
(CAS-before-RAS refresh)											
RAS precharge to CAS hold time	trpc	10		10		10		10		ns	

Transfer Cycle

Item	Symbol	HM534 HM534	1252-10	HM534 HM534	252-11	HM534 HM534	252-12	HM534 HM534	252-15	Unit	Note
WE to RAS setup time	ta	Min 0	Max	Min	Max	Min	Max	Min	Max		
WE to RAS setup time WE to RAS hold time	tws	15		0 15		0		0		ns	
SE to RAS setup time	twn	0		- 13		15		20		ns	
SE to RAS hold time	tes	15		15		0		0		ns	
RAS to SC delay time	teH					15		20		ns	
	tsrd	25	***************************************	30		30		35	*******	ns	
SC to RAS setup time	tsrs	30		40_		40		45		ns	
DT hold time from RAS	trdh	80		90		90		110		ns	
DT hold time from CAS	tcdh	20		30		30		45		ns	
Last SC to DT delay time	tsdd	5		5		5		10		ns	
First SC to DT hold time	tsdh	20		25		25		30		ns	
DT to RAS lead time	torl	50		50		50		50		ns	
DT hold time referenced to	tothh	20		25		25	Nomina	30		ns	
RAS high											
DT precharge time	tdtp	30		35		35		40		ns	·
Serial data input delay time	tsid	50		60	*	60		75		ns	
from RAS											
Serial data input to RAS	tszr	10		10		10		10	-	ns	
delay time								-		-	
Serial output buffer turn-off	tsrz	10	50	10	60	10	60	10	75	ns	*7
delay from RAS											
RAS to Sout (Low-Z) delay time	trlz	5		10		10		10		ns	
Serial clock cycle time	tscc	30		40		40		60		ns	
Serial clock cycle time	tscc	40		40		40		60		ns	*13
Access time from SC	tsca	-	30		35	_	40		50	ns	*4
Serial data out hold time	tsон	7		7		7		7		ns	*4
SC pulse width	tsc	10		10		10		10		ns	
SC precharge width	tscp	10		10		10		10		ns	
Serial data-in setup time	tsis	0		0		0		0		ns	
Serial data-in hold time	tsih	15		20		20		25		ns	
							~~~			110	

### **Serial Read Cycle**

Item	Symbol	HM534251-10 HM534252-10		HM534251-11 HM534252-11		HM534251-12 HM534252-12		HM534251-15 HM534252-15		- Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial clock cycle time	tscc	30		40		40		60		ns	
Access time from SC	tsca		30		35		40		50	ns	*4
Access time from SE	tsea		25	******	30		30		40	ns	*4
Serial data-out hold time	tsон	7		7		7		7		ns	*4
SC pulse width	tsc	10		10		10		10		ns	
SC precharge width	tscp	_ 10	-	10		10		10		ns	
Serial output buffer turn-off	tsez		25		25		25	-	30	ns	*7
delay from SE											

#### **Serial Write Cycle**

Item	Symbol -	HM534251-10 HM534252-10		HM534251-11 HM534252-11		HM534251-12 HM534252-12		HM534251-15 HM534252-15		– Unit	Note
	Symbol -	Min	Max	Min	Max	Min	Max	Min	Max	- Ollit	14010
Serial clock cycle time	tscc	30		40		40		60		ns	
SC pulse width	tsc	10		10		10		10		ns	
SC precharge width	tscp	10		10	-	10	- Prompth	10		ns	
Serial data-in setup time	tsis	0		0		0		0		ns	
Serial data-in hold time	tsih	15		20		20		25		ns	
Serial write enable setup time	tsws	0		0		0		0		ns	
Serial write enable hold time	tswn	30		35		35		50		ns	
Serial write disable setup time	tswis	0		0		0		0		ns	
Serial write disable hold time	tswih	30		35	- Company	35	NAME OF THE OWNER OWNER OF THE OWNER OWNE	50		ns	

#### Logic Operation Mode (HM534252 Series)


Item	Symbol	HM534252-10 HM534252-11 HM534252-12 HM534252-15									Mata
		Min	Max	Min	Max	Min	Max	Min	Max	- Unit	Note
CAS hold time	tfchr	90		90		100		120		ns	
(logic operation set/reset cycle											
RAS pulse width in write cycle	trfs	140	10000	140	10000	165	10000	200	10000	ns	
CAS pulse width in write cycle	tcfs	60	10000	60	10000	70	10000	80	10000	ns	
CAS hold time in write cycle	tfcsh	140		140		165	GLOSSON .	200		ns	
RAS hold time in write cycle	tfrsh	60		60		70	-	80		ns	
Write cycle time	tfrc	230		230		265		310		ns	
Page mode cycle time	<b>t</b> FPC	85		85		100	-	120		ns	
(write cycle)											
Page mode RAS pulse width	trfsp	0.14	100	0.14	100	0.165	100	0.2	100	μs	

#### Notes:


- *1. AC measurements assume tT = 5 ns.
- *2. Assume that  $tRCD \le tRCD$  (max) and  $tRAD \le tRAD$  (max).
  - If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
- *3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- *4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- *5. When  $tRCD \ge tRCD$  (max) and  $tRAD \le tRAD$  (max), access time is specified by tCAC.
- *6. When  $tRCD \le tRCD$  (max) and  $tRAD \ge tRAD$  (max), access time is specified by tAA.
- *7. toff(max) is defined as the time at which the output achieves the open circuit condition (VoH -2.00 mV, VoL +200 mV).
- *8. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- *9. When twcs ≥ twcs (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
  - When tAWD  $\geq$  tAWD (min) and tCWD  $\geq$  tCWD (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by  $\overline{OE}$ .
- *10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- *11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- *12. If either tRCH or tRRH is satisfied, operation is guaranteed.
- *13. tSCC is applied to the last SAM access cycle of read transfer cycle-1 before transfer.
- *14. When I/O or SI/O is in the output state, data input signals must not be applied to I/O or SI/O.
- *15. When SE is low after power on, SI/O is in the output state. Data input signals must not be applied to SI/O in this time.
- *16. When CAS and DT/OE are both low after power on, it is possible that I/O is in the output state. Data input signals must not be applied to I/O in this time.

### **Timing Waveforms**

### **Read Cycle**




### **Early Write Cycle**




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

### **Delayed Write Cycle**




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

### Read-Modify-Write Cycle




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

### Page Mode Read Cycle




### Page Mode Write Cycle (Early Write)




Note: *1. When  $\overline{WE}$  is high level, all the data on I/Os can be written into the memory cell. When  $\overline{WE}$  is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{RAS}$ .

#### Page Mode Write Cycle (Delayed Write)




Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


#### **RAS-Only Refresh Cycle**




## CAS-Before-RAS Refresh Cycle (HM534251 Series)




## CAS-Before-RAS Refresh Cycle (HM534252 Series)




Hidden Refresh Cycle (HM534251 Series)



### Hidden Refresh Cycle (HM534252 Series)




#### Read Transfer Cycle (1)"1."2



Notes: *1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).

*2. SE is in low level. (When SE is high, SI/O becomes high impedance.)


#### Read Transfer Cycle (2)*1,*2




Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).

*2.  $\overline{SE}$  is in low level. (When  $\overline{SE}$  is high, SI/O becomes high impedance.)


#### **Pseudo Transfer Cycle**



#### **Write Transfer Cycle**




#### **Serial Read Cycle**



Note: *1. Address 0 is accessed next to address 511.


#### **Serial Write Cycle**



Notes: *1. When  $\overline{SE}$  is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.

^{*2.} Address 0 is accessed next to address 511.


#### Logic Operation Set/Reset Cycle (HM534252 Series)



Notes: *1. Logic code A0-A3 *2. Write mask data


#### **Logic Operation Mode Timing Waveforms**

### Early Write Cycle (HM534252 Series)




Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

#### Delayed Write Cycle (HM534252 Series)




Note: *1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

#### Page Mode Write Cycle (Early Write) (HM534252 Series)



Note: 1. When  $\overline{\text{WE}}$  is high, all the data on I/Os can be written into the memory cell. When  $\overline{\text{WE}}$  is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of  $\overline{\text{RAS}}$ .

#### Page Mode Write Cycle (Delayed Write) (HM534252 Series)



Note: 1. When WE is high, all the data on I/Os can be written into the memory cell. When WE is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

#### 131072-word × 8-bit Multiport CMOS Video RAM

The HM538121/HM538122 is a 1-Mbit multiport video RAM equipped with a 128-kword × 8-bit dynamic RAM and a 256-word × 8-bit SAM (serial access memory).

Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory. HM538122 also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

#### **Features**

- Multiport organization
  - Asynchronous and simultaneous operation of RAM and SAM capability

RAM: 128-kword × 8-bit and SAM: 256-word × 8-bit

• Access time RAM: 100 ns/100 ns/120 ns/150

SAM: 30 ns/35 ns/40 ns/50 ns

max

• Cycle time RAM: 190 ns/190 ns/220 ns/260

ns min

SAM: 30 ns/40 ns/40 ns/60 ns

min

- · Low power
  - Active RAM: 495 mW max

SAM: 468 mW max

- Standby 40 mW max
- High-speed page mode capability
- Mask write mode capability (HM538121 Series)
- 2 types of mask write made capability (HM538122 series)
- Bidirectional data transfer cycle between RAM and SAM capability
- Real time read transfer capability
- Logic operation mode capability (HM538122 series)
- 3 variations of refresh (8 ms/512 cycles)
  - RAS-only refresh
  - <del>CAS</del>-before-<del>RAS</del> refresh
  - Hidden refresh
- TTL compatible

#### **Pin Arrangement**

 HM538121JP Series HM538122JP Series 40 D V_{SS1} 39 D SI/O7 38 D SI/O6 37 D SI/O5 36 D SI/O4 35 D SE 34 D I/O7 SC 中 \$1/00 E \$1/01 E SI/O2 4 I/O0 E 7 I/O1 E 8 I/O2 E 9 I/O3 E 10 33 1/06 32 1/05 31 1/04 30 | V_{SS2} 29 | NC U 13 U 14 U 15 U 16 U 17 U 18 28 P NC 27 P CAS 26 P NC 25 D A0 24 D A1 23 D A2 22 D A3 Α8 Α6 A5 Α4  $V_{CC1}$ d (Top View)

#### **Ordering Information**

#### Access time


Type No.	RAM	SAM	Package
HM538121JP-10	100 ns	30 ns	400-mil
HM538121JP-11	100 ns	35 ns	40-pin
HM538121JP-12	120 ns	40 ns	plastic SOJ
HM538121JP-15	150 ns	50 ns	(CP-40D)
HM538122JP-10	100 ns	30 ns	
HM538122JP-11	100 ns	35 ns	
HM538122JP-12	120 ns	40 ns	
HM538122JP-15	150 ns	50 ns	

## **Pin Description**

Pin name	Function
A0 – A8	Address inputs
1/00 – 1/07	RAM port data inputs/outputs
SI/O0 - SI/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/output enable
SC	Serial clock
SE	SAM port enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection


## **Block Diagram**

#### HM538121 Series



### **Block Diagram** (cont)

#### HM538122 Series



#### Pin Function

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are

input at the falling edge of  $\overline{RAS}$ . The input level of those signals determine the operation cycle of the HM538121 / HM538122.

Table 1 Operation Cycles of the HM538121/HM538122

#### Input level at the falling edge of RAS

CAS	DT/OE	WE	SE	Operation cycle
Н	Н	Н	Χ	RAM read/write
Н	Н		X	Mask write
Н	L .	Н	X	Read transfer
Н	L	L	Н	Pseudo transfer
Н	L	L	L ,	Write transfer
L	X	<b>X</b>	Х	CBR refresh (HM538121 series)
L	X	Н	X	CBR refresh (HM538122 series)
L .	Х	L i .	X	Logic operation set/reset (HM538122 series)
***************************************			-	

Note: X: don't care.

<u>CAS</u> (input pin): Column address is put into chip at the falling edge of <u>CAS</u>. <u>CAS</u> controls output impedance of I/O in RAM.

A0-A8 (input pins): Row address is determined by A0-A8 level at the falling edge of  $\overline{RAS}$ . Column address is determined by A0-A7 level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of  $\overline{RAS}$  and after. When  $\overline{WE}$  is low at the falling edge of  $\overline{RAS}$ , the HM538121/ HM538122 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of  $\overline{RAS}$ , a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of  $\overline{RAS}$ . When  $\overline{WE}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0 – I/O7 (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

**SE** (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0 – SI/O7 (input/output pins): SI/Os are input/output pins in SAM.

Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

### **Operation of HM538121/HM538122**

#### **Operation of RAM Port**

**RAM Read Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM. Then, when  $\overline{WE}$  is high and  $\overline{DT/OE}$  is low while  $\overline{CAS}$  is low, the selected address data is output through I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT/OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and  $\overline{CBR}$  refresh cycle. Address access time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable highspeed page mode.

# RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

 $(\overline{DT}/\overline{OE} \text{ high, } \overline{CAS} \text{ high at the falling edge of } \overline{RAS})$ 

• Normal Mode Write Cycle ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

When  $\overline{CAS}$  and  $\overline{WE}$  are set low after  $\overline{RAS}$  is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written,  $\overline{WE}$  should be high at the falling edge of  $\overline{RAS}$  to distinguish normal mode from mask write mode.

If  $\overline{\text{WE}}$  is set low before the  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{WE}$  falling edge. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If  $\overline{\text{WE}}$  is set low after  $t_{\text{CWD}}$  (min) and  $t_{\text{AWD}}$  (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting  $\overline{\text{OE}}$  high.

 Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

# High-Speed Page Mode Cycle ( $\overline{DT}/\overline{OE}$ high, $\overline{CAS}$ high at the falling edge of $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70-80%. This product is based on static column mode, therefore, address access time  $(t_{AA})$ ,  $\overline{RAS}$  to column address delay time  $(t_{RAD})$ , and access time from  $\overline{CAS}$  precharge  $(t_{ACP})$  are added. In one  $\overline{RAS}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s) and  $t_{RFSP}$  max (100  $\mu$ s) (HM538122 series).

#### **Transfer Operation**

HM538121/HM538122 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{DT/OE}$  low at the falling edge of  $\overline{RAS}$ .

They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
  - (a) Read transfer cycle:  $RAM \rightarrow SAM$
  - (b) Write transfer cycle:  $RAM \leftarrow SAM$
- (3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle: SI/O output Pseudo transfer cycle, write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address.

**Read Transfer Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by setting  $\overline{DT/OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address data (256 × 8 bit) determined by this cycle is transferred synchronously at the rising of  $\overline{DT/OE}$ . After the rising edge of  $\overline{DT/OE}$ , the new address data outputs from SAM start address decided by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) is specified between the last SAM access before transfer and  $\overline{DT}/\overline{OE}$  rising edge, and  $t_{SDH}$  (min) between the first SAM access and  $\overline{DT}/\overline{OE}$  rising edge (See figure 1).




Figure 1 Real Time Read Transfer

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after  $t_{RLZ}$  (min) after the  $\overline{RAS}$  falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  high, at the falling edge of  $\overline{RAS}$ . The output buffer in SI/O becomes high impedance within  $t_{SRZ}$  (max) from the  $\overline{RAS}$  falling edge. Data should be input to SI/O later than  $t_{SID}$  (min) to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC should not be raised.

Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low, and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. SAM access is inhibited during  $\overline{RAS}$  low. In this period, SC should not be raised.

## **SAM Port Operation**

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If  $\overline{SE}$  is set high, SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

#### Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If  $\overline{SE}$  is high, SI/O data isn't input into data resister. Internal pointer is incremented according to the SC rising edge, so  $\overline{SE}$  high can mask data for SAM.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

**RAS-Only Refresh Cycle:**  $\overline{RAS}$ -only refresh cycle is performed by activating only  $\overline{RAS}$  cycle with  $\overline{CAS}$  fixed to high by inputting the row address (= refresh address) from external circuits.

To distinguish this cycle from data transfer cycle,  $\overline{DT/OE}$  should be high at the falling edge of  $\overline{RAS}$ .

CBR Refresh Cycle: CBR refresh cycle is set by activating  $\overline{CAS}$  before  $\overline{RAS}$ . In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because  $\overline{CAS}$  circuits don't operate. (HM538121 series)

CBR Refresh Cycle: CBR refresh cycle is set by activating  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$ . In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because  $\overline{\text{CAS}}$  circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle,  $\overline{WE}$  should be high at the falling edge of  $\overline{RAS}$ . (HM538122 series)

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

#### **Logic Operation Mode**

(HM538122 series)

The HM538122 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read modify write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

# **Logic Operation Set/Reset Cycle** ( $\overline{CAS}$ and $\overline{WE}$ Low at the falling edge of $\overline{RAS}$ )

In logic operation set/reset cycle, the following operations are performed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CAS-before-RAS refresh.

Figure 2 shows the timing for logic operation set/reset cycle. This cycle starts when CAS and  $\overline{\text{WE}}$  are low at the falling edge of  $\overline{\text{RAS}}$ . In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of RAS respectively. When write cycle is performed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one  $\overline{RAS}$  cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

(1) Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0 - A3 levels at the falling edge of  $\overline{RAS}$ . (A4 – A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0, 1, 0, 1) resets the logic operation mode. When write cycle is performed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of  $\overline{RAS}$  in logic operation set/reset cycle when mask data is not used.

#### (2) Mask data programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2 Logic Operation Set/Reset

Table 2 Logic Code

#### Logic code

<b>A</b> 3	A2	<b>A</b> 1	A0	Symbol	Write data	Notes
0	0	0	0	Zero	0	Logic operation mode set
0	0	0	1	AND1	Di • Mi	
0	0	1	0	AND2	Di • Mi	_
0	0	1	1		Mi	
0	1	0	0	AND3	Di • Mi	<del>-</del>
0	1	0	1	THROUGH	Di	Logic operation mode reset
0	1	1	0	EOR	Ōi • Mi + Di • Mi	Logic operation mode set
0	1	1	1	OR1	Di + Mi	<del>-</del>
1	0.	0	0	NOR	Di + Mi	<del>-</del>
1	0	0	1	ENOR	Di • Mi + Di • Mi	_
1	0	1	0	INV1	Di	_
1	0	1	1	OR2	Di + Mi	<del></del>
1	1	0	0	INV2	Mi	
1	1	0	1	OR3	Di + Mi	_
1	1	1	0	NAND	Di + Mi	<del></del>
1	1.	1	1	One	1	<del>-</del>

Notes: Di: External data-in

Mi: The data of the memory cell




Figure 3 2 types of Mask Write Function and Logic Operation Function

Also, temporary mask data is programmed by falling WE at the falling edge of RAS in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions are useful when RAM port is devided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

Write Cycle in Logic Operation Mode (Early Write, Delayed write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed Internally.

- Reading memory data in given address into internal bus.
- (2) Performing operation between input data and memory data.
- (3) Writing the result of (2) into address given by (1).

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 4 Sequence of Raster Operation

## **Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Terminal voltage ^{*1}	V _T	-1.0 to + 7.0	V
Power supply voltage*1	V _{CC}	-0.5 to + 7.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Short circuit output current	lout	50	mA

Note: 1. Relative to V_{SS}.

## **Recommended DC Operating Conditions** (Ta = $0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage*1	V _{CC}	4.5	5.0	5.5	V
Input high voltage*1	V _{IH}	2.4		6.5	V
Input low voltage*1	V _{IL}	-0.5 ^{*2}		0.8	V

Notes: 1. All voltages referenced to  $V_{SS}$ . 2. -3.0 V for pulse width  $\leq 10 \text{ ns}$ .

## **DC** Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ )

HM538121-10 HM538121-11 HM538121-12 HM538121-15 HM538122-10 HM538122-11 HM538122-12 HM538122-15

**Test conditions** 

Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	- Unit	RAM port	SAM port	Notes
Operating current	I _{CC1}		90		90		80		70	mA	RAS, CAS	SE = V _{IH} , SC = V _{IL}	1, 2
Current	I _{CC7}	_	160	_	160		140		120	mA	cycling t _{RC} = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$	•
Standby	I _{CC2}		7		7		7		7	mA	RAS, CAS = V _{IH}	SE = V _{IH} , SC = V _{IL}	1, 4
Current	I _{CC8}		85		70	_	70		55	mA	OAS = VIII	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$	•
RAS- only	I _{CC3}	_	90		90	_	80	_	70	mA	RAS	SE = V _{IH} , SC = V _{IL}	1, 2
refresh current	I _{CC9}		150	uniconida.	150	_	130	_	110	mA	cycling CAS = V _{IH} t _{RC} = min	SE = V _{IL} , SC cycling t _{SCC} = min	· Le

**DC Characteristics** (Ta = 0 to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ) (cont)

HM538121-10 HM538121-11 HM538121-12 HM538121-15 HM538122-10 HM538122-11 HM538122-12 HM538122-15

**Test conditions** 

Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM port	SAM port	Notes
Page	I _{CC4}		115		115		105		95	mΑ	CAS cycling	SE = V _{IH} , SC = V _{IL}	1, 3
mode current	I _{CC10}		185		185		160	-	140	mA		SE = V _{IL} , SC cycling t _{SCC} = min	-
CAS- before-	I _{CC5}		80	_	80		70		60	mA	RAS cycling	SE = V _{IH} , SC = V _{IL}	1
RAS refresh current	I _{CC11}		130		130		110	_	90	mA	t _{RC} = min	SE = V _{IL} , SC cycling t _{SCC} = min	
Data	I _{CC6}		115		115		110	_	100	mA	RAS, CAS	SE = V _{IH} , SC = V _{IL}	1, 2
transfer current	I _{CC12}		185		185		160		140	mA	cycling t _{RC} = min	SE = V _{IL} , SC cycling t _{SCC} = min	-
Input leakage current	í _{Li}	-10	10	-10	10	-10	10	-10	10	μΑ			
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	-10	10	μА			
Output high voltage	V _{OH}	2.4		2.4		2.4		2.4		V	I _{OH} = -2 m/	A	
Output low voltage	v V _{OL}		0.4		0.4		0.4		0.4	٧	l _{OL} = 4.2 m	A	

- Notes: 1. I_{CC} depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition ( $I_{I/O} = I_{SI/O} = 0$  mA). 2. Address can be changed less than three times in one RAS cycle.

  - 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
  - 4. Address must be fixed.

Capacitance (Ta = 25°C,  $V_{CC}$  = 5 V, f = 1 MHz, Bias: Clock, I/O =  $V_{CC}$ , address =  $V_{SS}$ )

Parameter	Symbol	Min	Тур	Max	Unit	
Address	C _{I1}		<u></u>	5	pF	
Clocks	C _{l2}			5	pF	
I/O, SI/O	C _{I/O}		<u> </u>	7	pF	


Note: This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ) *1, *11

#### **Test Conditions**

- Input rise and fall time: 5 ns
- Output load: See figures

- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.4 V, 2.4 V



#### **Common Parameter**

			8121-10 8122-10	HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random read or write cycle time	t _{RC}	190		190		220		260		ns	
RAS precharge time	t _{RP}	80	<del></del>	80	· ·	90		100		ns	
RAS pulse width	t _{RAS}	100	10000	100	10000	120	10000	150	10000	ns	
CAS pulse width	t _{CAS}	30	10000	30	10000	35	10000	40	10000	ns	
Row address setup time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	15		15		15	-	20		ns	
Column address setup time	^t ASC	0		0		0		0		ns	
Column address hold time	^t CAH	20	. —	20		20		25		ns	
RAS to CAS delay time	^t RCD	25	70	25	70	25	85	30	110	ns	5, 6
RAS hold time	t _{RSH}	30		30		35		40		ns	
CAS hold time	tcsh	100		100		120	-	150		ns	
CAS to RAS precharge time	t _{CRP}	10		10		10		10		ns	
Transition time (rise to fall)	t _T	3	50	3	50	3	50	3	50	ns	8
Refresh period	t _{REF}		8		8		8		8	ms	
DT to RAS setup time	t _{DTS}	0		0		0		0		ns	
DT to RAS hold time	t _{DTH}	15		15		15		20	-	ns	
Data-in to OE delay time	t _{DZO}	0	-	0		0		0		ns	
Data-in to CAS delay time	t _{DZC}	0		0		0		0		ns	

## Read Cycle (RAM), Page Mode Read Cycle

		HM538121-10					8121-12 8122-12	HM538121-15 HM538122-15		5	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access time from RAS	^t RAC		100		100		120		150	ns	2, 3
Access time from CAS	tCAC		30		30		35		40	ns	3, 5
Access time from OE	^t OAC		30		30		35		40	ns	3
Address access time	t _{AA}		45		45		55		70	ns	3, 6
Output buffer turn off delay referenced to CAS	^t OFF1		25		25		30		40	ns	7
Output buffer turn off delay referenced to OE	^t OFF2		25		25		30		40	ns	7
Read command setup time	t _{RCS}	0	-	0		0		0		ns	
Read command hold time	t _{RCH}	0		0		0		0		ns	12
Read command hold time referenced to RAS	^t RRH	10		10		10		10		ns	12
RAS to column address delay time	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Page mode cycle time	t _{PC}	55		55		65		80		ns	
CAS precharge time	t _{CP}	10		10	<del></del>	15		20		ns	
Access time from CAS precharge	^t ACP		50	·	50		60		75	ns	* . v
RAS pulse width in page mode	^t RASP	0.1	100	0.1	100	0.12	100	0.15	100	μs	

## Write Cycle (RAM), Page Mode Write Cycle

			8121-10 8122-10		8121-11 8122-11		8121-12 8122-12		8121-15 8122-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write command setup time	twcs	0		0	_	0	-	0		ns	9
Write command hold time	twcH	25	_	25		25		30		ns	
Write command pulse width	t _{WP}	15		15		20		25		ns	
Write command to RAS lead time	t _{RWL}	30		30		35		40		ns	
Write command to CAS lead time	t _{CWL}	30		30		35		40		ns	
Data-in setup time	t _{DS}	0	<del>-</del>	0		0		0		ns	10
Data-in hold time	t _{DH}	25		25		25		30		ns	10
WE to RAS setup time	tws	0		0	_	0		0		ns	
WE to RAS hold time	t _{WH}	15	<del></del>	15		15		20		ns	
Mask data to RAS setup time	t _{MS}	0		0		0		0		ns	
Mask data to RAS hold time	t _{MH}	15		15		15	,	20		ns	
OE hold time referenced to WE	^t OEH	10		10		15		20		ns	
Page mode cycle time	t _{PC}	55		55	*******	65	<u>.</u>	80		ns	
CAS precharge time	t _{CP}	10		10	reproduction to	15		20		ns	
RAS pulse width in page mode	^t RASP	0.1	100	0.1	100	0.12	100	0.15	100	μs	

## Read-Modify-Write Cycle

		HM538121-10 HM538122-10		HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read modify write cycle time	t _{RWC}	255	A de la companya de l	255		295		350		ns	
RAS pulse width	t _{RWS}	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE delay	tCWD	65		65		75		90		ns	9
Column address to WE delay	t _{AWD}	80		80		95		120		ns	9
OE to data-in delay time	t _{ODD}	25		25		30		40		ns	
Access time from RAS	t _{RAC}		100		100	<del></del>	120		150	ns	2, 3
Access time from CAS	t _{CAC}		30		30		35		40	ns	3, 5
Access time from OE	tOAC		30		30	<del>-</del>	35	. —	40	ns	3
Address access time	t _{AA}	-	45		45		55		70	ns	3, 6
RAS to column address delay	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Output buffer turn-off delay referenced to OE	[†] OFF2		25		25		30		40	ns	
Read command setup time	t _{RCS}	0		0		0		0		ns	
Write command to RAS lead time	t _{RWL}	30		30		35		40		ns	
Write command to CAS lead time	^t CWL	30		30		35		40	<del></del>	ns	
Write command pulse width	t _{WP}	15		15		20		25		ns	
Data-in setup time	t _{DS}	0		0		0		0		ns	10
Data-in hold time	t _{DH}	25		25		25		30		ns	10
WE to RAS setup time	t _{WS}	0		0		0		0		ns	
WE to RAS hold time	t _{WH}	15		15		15		20	_	ns	

## Read-Modify-Write Cycle (cont)

Parameter	Symbol	HM538121-10 HM538122-10		HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15			
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Mask data to RAS setup time	^t MS	0		0		0		0		ns	
Mask data to RAS hold time	t _{MH}	15	-	15		15		20		ns	
OE hold time referenced to WE	^t OEH	10		10	******	15		20		ns	

## Refresh Cycle

		HM538121-10 HM538122-10		HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS setup time (CAS-before-RAS refresh)	^t CSR	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	^t CHR	20		20		25		30		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10	<del></del>	10	. —	ns	

## **Transfer Cycle**

			HM538121-10 HM538122-10		HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
WE to RAS setup time	tws	0		0		0		0		ns	
WE to RAS hold time	twH	15		15		15		20		ns	-
SE to RAS setup time	t _{ES}	0		0		0		0		ns	
SE to RAS hold time	t _{EH}	15		15		15		20		ns	
RAS to SC delay time	tSRD	25		30	<del></del>	30		35	<del></del>	ns	
SC to RAS setup time	tSRS	30		40		40		45		ns	, , , , , , , , , , , , , , , , , , , ,
DT hold time from RAS	^t RDH	80	_	90		90		110		ns	
DT hold time from CAS	^t CDH	20		30		30		45		ns	
Last SC to DT delay time	t _{SDD}	5		5		5		10		ns	
First SC to DT hold time	^t SDH	20		25		25		30		ns	
DT to RAS lead time	t _{DTL}	50		50		50		50		ns	
DT hold time referenced to RAS high	^t DTHH	20		25	-	25		30		ns	
DT precharge time	t _{DTP}	30		35		35		40		ns	
Serial data input delay time from RAS	^t SID	50		60	all and the second	60		75		ns	
Serial data input to RAS delay time	t _{SZR}	10		10		10	_	10		ns	
Serial output buffer turn-off delay from RAS	t _{SRZ}	10	50	10	60	10	60	10	75	ns	7
RAS to Sout (Low-Z) delay time	^t RLZ	5		10		10		10		ns	
Serial clock cycle time	tscc	30		40		40		60		ns	
Serial clock cycle time	tscc2	40		40		40		60		ns	13
Access time from SC	^t SCA		30		35	· · · · · · · · · · · · · · · · · · ·	40		50	ns	4
Serial data out hold time	tsон	7		7		7		7		ns	4

## Transfer Cycle (cont)

		HM538121-10 HM538122-10		HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
SC pulse width	tsc	10		10		10	_	10		ns	
SC precharge width	t _{SCP}	10		10		10		10		ns	
Serial data-in setup time	t _{SIS}	0		0		0		0		ns	
Serial data-in hold time	tsiH	15		20		20		25		ns	

## Serial Read Cycle

		HM538121-10 HM538122-10		HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial clock cycle time	t _{SCC}	30		40		40		60		ns	
Access time from SC	t _{SCA}		30		35		40		50	ns	4
Access time from SE	t _{SEA}		25		30		30		40	ns	4
Serial data-out hold time	^t soн	7		7		7	-	7		ns	4
SC pulse width	tsc	10		10		10		10		ns	
SC precharge width	tSCP	10		10	_	10		10		ns	
Serial output buffer turn-off delay from SE	t _{SEZ}	-	25		25	<u> </u>	25	-	30	ns	7

## Serial Write Cycle

		HM538121-10 HM538122-10		HM538121-11 HM538122-11		HM538121-12 HM538122-12		HM538121-15 HM538122-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial clock cycle time	tscc	30		40		40		60	Attachers 1	ns	
SC pulse width	tsc	10		10		10		10		ns	
SC precharge width	^t SCP	10		10		10		10		ns	
Serial data-in setup time	t _{SIS}	0		0		0		0	-	ns	
Serial data-in hold time	^t SIH	15		20		20		25		ns	
Serial write enable setup time	tsws	0		0		0		0		ns	
Serial write enable hold time	^t swH	30	*****	35		35		50		ns	
Serial write disable setup time	^t swis	0		0		0		0	Military and American States	ns	
Serial write disable hold time	tswih	30		35		35		50		ns	

## **Logic Operation Mode**


		HM538122-10		HM538122-11		HM538122-12		HM538122-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS hold time (logic operation set/reset cycle)	^t FCHR	90		90		100		120		ns	
RAS pulse width in write cycle	t _{RFS}	140	10000	140	10000	165	10000	200	10000	ns	
CAS pulse width in write cycle	t _{CFS}	60	-	60		70	***************************************	80		ns	
CAS hold time in write cycle	t _{FCSH}	140		140		165		200		ns	
RAS hold time in write cycle	t _{FRSH}	60		60		70		80		ns	
Write cycle time	t _{FRC}	230		230	-	265		310		ns	-
Page mode cycle time (write cycle)	tFPC	85		85		100	-	120		ns	
Pulse width in page mode	t _{RFSP}	0.14	100	0.14	100	0.165	100	0.2	100	με	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- Assume that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
   If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 5. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 6. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 7. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition (V_{OH} –200 mV, V_{OL} +200 mV).
- 8.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 9. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
  - When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by  $\overline{OE}$ .
- 10. These parameters are referenced to CAS falling edge in early write cycles or to WE falling edge in delayed write or read-modify-write cycles.
- 11. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
- 12. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
- 13. t_{SCC2} is defined as the last SAM cycle time before read transfer in read transfer cycle (1).
- 14. When I/O or SI/O is in the output state, data input signals must not be applied to I/O or SI/O.
- 15. When SE is low after power on, SI/O is in the output state. Data input signals must not be applied to SI/O in this time.
- 16. When CAS and DT/OE are both low after power on, it is possible that I/O is in the output state. Data input signals must not be applied to I/O in this time.

## **Timing Waveforms**

### **Read Cycle**




#### **Early Write Cycle**




the falling edge of  $\overline{RAS}$ .

#### **Delayed Write Cycle**




Note: 1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

#### Read-Modify-Write Cycle




Note:
1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


## Page Mode Read Cycle




## Page Mode Write Cycle (Early Write)




### Page Mode Write Cycle (Delayed Write)




## **RAS-Only Refresh Cycle**




**CAS-Before-RAS** Refresh Cycle (HM538121 Series)




## <del>CAS</del>-Before-<del>RAS</del> Refresh Cycle (HM538122 Series)




Hidden Refresh Cycle (HM538121 Series)




#### Hidden Refresh Cycle (HM538122 Series)




Read Transfer Cycle (1) *1, *2




### Read Transfer Cycle (2) *1, *2




### Pseudo Transfer Cycle




#### Write Transfer Cycle




#### Serial Read Cycle



#### Serial Write Cycle




### Logic Operation Set/Reset Cycle (HM538122 Series)




## **Logic Operation Mode Timing Waveforms**


Early Write Cycle (HM538122 Series)




#### Delayed Write Cycle (HM538122 Series)



Page Mode Write Cycle (Delayed Write) (HM538122 Series)



#### Page Mode Write Cycle (Early Write) (HM538122 Series)



#### 262144-word × 4-bit Multiport CMOS Video RAM

The HM534251A is a 1-Mbit multiport video RAM equipped with a 256-kword  $\times$  4-bit dynamic RAM and a 512-word  $\times$  4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has write mask function.

#### **Features**

· Multiport organization

Asynchronous and simultaneous operation of

RAM and SAM capability RAM: 256 kword × 4 bit SAM: 512 word × 4 bit

Access time

RAM: 60 ns/70 ns/80 ns/100 ns max SAM: 20 ns/22 ns/25 ns/25 ns max

· Cycle time

RAM: 125 ns/135 ns/150 ns/180 ns min SAM: 25 ns/25 ns/30 ns/30 ns min

• Low power

Active RAM: 413 mW max

SAM: 275 mW max

Standby 38.5 mW max

· High-speed page mode capability

• Mask write mode capability

- Bidirectional data transfer cycle between RAM and SAM capability
- Real time read transfer cycle capability
- 3 variations of refresh (8 ms/512 cycles)

RAS-only refresh

CAS-before-RAS refresh


Hidden refresh

• TTL compatible

### **Ordering Information**

Type No.	Access time	Package
HM534251AJ-6 HM534251AJ-7 HM534251AJ-8 HM534251AJ-10	60 ns 70 ns 80 ns 100 ns	400-mil 28-pin plastic SOJ (CP-28D)
HM534251AZ-6 HM534251AZ-7 HM534251AZ-8 HM534251AZ-10	60 ns 70 ns 80 ns 100 ns	400-mil 28-pin plastic ZIP (ZP-28)
HM534251AT-6 HM534251AT-7 HM534251AT-8 HM534251AT-10	60 ns 70 ns 80 ns 100 ns	8 mm × 14 mm 32-pin TSOP type I (TFP-32DA)
HM534251AR-6 HM534251AR-7 HM534251AR-8 HM534251AR-10	60 ns 70 ns 80 ns 100 ns	8 mm × 14 mm 32-pin TSOP type I reverse (TFP-32DAR)


#### Pin Arrangement



## **Pin Description**

Pin name Function		Pin name	Function				
A0 – A8	Address inputs	DT/OE	Data transfer/Output enable				
I/O0 – I/O3	RAM port data inputs/outputs	SC	Serial clock				
SI/O0 - SI/O3	SAM port data inputs/outputs	SE	SAM port enable				
RAS	Row address strobe	V _{CC}	Power supply				
CAS	Column address strobe	V _{SS}	Ground				
WE	Write enable	NC	No connection				

### **Block Diagram**



### **Pin Functions**

 $\overline{\text{RAS}}$  (input pin):  $\overline{\text{RAS}}$  is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of  $\overline{\text{RAS}}$ . The input level of these signals determine the operation cycle of the HM534251A.

Table 1. Operation Cycles of the HM534251A

# Input level at the falling edge of RAS

CAS	DT/OE	WE	SE	Operation mode
L	Χ	Х	X	CBR refresh
Н	L	L	L	Write transfer
Н	L	L	Н	Pseudo transfer
Н	L	Н	Х	Read transfer
Н	Н	L	X	Read/mask write
Н	Н	Н	Х	Read/write

Note: X: Don't care.

 $\overline{\text{CAS}}$  (input pin): Column address is fetched into chip at the falling edge of  $\overline{\text{CAS}}$ .  $\overline{\text{CAS}}$  controls output impedance of I/O in RAM.

A0–A8 (input pins): Row address is determined by A0–A8 level at the falling edge of  $\overline{RAS}$ . Column address is determined by A0-A8 level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$  (input pin):  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM534251A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a normal write cycle is executed. After that,  $\overline{\text{WE}}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred

from SAM to RAM (data is written into RAM), and when  $\overline{WE}$  is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0 – I/O3 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT

**DT/OE** (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of  $\overline{RAS}$  and as  $\overline{OE}$  (output enable) pin after that. When  $\overline{DT}$  is low at the falling edge of  $\overline{RAS}$ , this cycle becomes a transfer cycle. When  $\overline{DT}$  is high at the falling edge of  $\overline{RAS}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

 $\overline{SE}$  (input pin):  $\overline{SE}$  pin activates SAM. When  $\overline{SE}$  is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle.  $\overline{SE}$  can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0-SI/O3 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

### Operation of HM534251A

**RAM Read Cycle** ( $\overline{DT}/\overline{OE}$  high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM. Then, when  $\overline{WE}$  is high and  $\overline{DT}/\overline{OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and  $\overline{CBR}$  refresh cycle. Address access time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable highspeed page mode.

# RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

 $\overline{(DT/OE}$  high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

• Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{CAS}$  and  $\overline{WE}$  are set low after driving  $\overline{RAS}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written,  $\overline{WE}$  should be high at the falling edge of  $\overline{RAS}$  to distinguish normal mode from mask write mode.

If  $\overline{\text{WE}}$  is set low before the  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delalyed write cycle. Data is input at the  $\overline{WE}$  falling. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If  $\overline{\text{WE}}$  is set low after  $t_{\text{CWD}}$  (min) and  $t_{\text{AWD}}$  (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

 Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is retained during the page access.

**High-Speed Page Mode Cycle**  $(\overline{DT}/\overline{OE})$  high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ 

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. Note that address access time  $(t_{AA})$ ,  $\overline{RAS}$  to column address delay

time ( $t_{RAD}$ ), and access time from  $\overline{CAS}$  precharge ( $t_{ACP}$ ) are added. In one  $\overline{RAS}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s).

#### Transfer Operation

The HM534251A provides the read transfer cycle, pseudo transfer cycle and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{CAS}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
  Read transfer cycle: RAM to SAM
  Write transfer cycle: SAM to RAM
- (2) Determine SI/O state Read transfer cycle: SI/O output Pseudo transfer cycle and write transfer cycle: SI/O input
- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle after power on, and determined for each transfer cycle.

Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT/OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ . The row address data (512 x 4-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT/OE}$ . After the rising edge of  $\overline{DT/OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT/OE}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT/OE}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT/OE}$  rising edge must be satisfied. (See figure 1.).




Figure 1. Real Time Read Transfer

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before  $t_{SZS}$  (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . Data should be input to SI/O later than  $t_{SID}$  (min) after  $\overline{RAS}$  becomes low to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC must not be risen.

Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. SAM access is inhibited during  $\overline{RAS}$  low. In this period, SC must not be risen.

Data transferred to SAM by read transfer cycle can be written to other address of RAM by write transfer cycle. However, the address to write data must be the same MSB of row address (AX8) as that of the read transfer cycle.

#### **SAM Port Operation**

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{SE}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If  $\overline{SE}$  is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so  $\overline{SE}$  high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1)  $\overline{RAS}$ -only refresh cycle, (2)  $\overline{CAS}$ -before- $\overline{RAS}$  (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate  $\overline{RAS}$  such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS-Only Refresh Cycle: RAS-only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

### **Absolute Maximum Ratings**

V
V
mA
W
°C
°C

Note: 1. Relative to V_{SS}.

## **Recommended DC Operating Conditions** (Ta = 0 to +70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage*1	V _{CC}	4.5	5.0	5.5	V
Input high voltage*1	V _{IH}	2.4		6.5	V
Input low voltage*1	V _{IL}	-0.5 ^{*2}		0.8	V

Notes: 1. All voltages referenced to  $V_{SS}$ . 2. -3.0 V for pulse width  $\leq 10$  ns.

## **DC** Characteristics (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ )

ions		
SAM port		
$SC = V_{IL}, \overline{SE} = V_{IH}$		
SE = V _{IL} , SC cycling t _{SCC} = min		
$SC = V_{IL}$ , $\overline{SE} = V_{IH}$		
SE = V _{IL} , SC cycling t _{SCC} = min		
gSC = V _{IL} , <del>SE</del> = V _{IH}		
$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$		
$gSC = V_{IL}, \overline{SE} = V_{IH}$		
$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$		
JSC = V _{IL} , <del>SE</del> = V _{IH}		
$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$		
$SC = V_{IL}, \overline{SE} = V_{IH}$		
$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$		

**DC** Characteristics (Ta = 0 to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ) (cont)

#### HM534251A

		-6		-7		-8		-10			Test condi	tions	
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM port	SAM port	
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	-10	10	μΑ			
Output leakag current	el _{LO}	-10	10	-10	10	-10	10	-10	10	μΑ	* · · · · · · · · · · · · · · · · · · ·		
Output high voltage	V _{OH}	2.4		2.4		2.4		2.4		٧	I _{OH} = -2 m	A	
Output low voltage	V _{OL}		0.4		0.4		0.4		0.4	V	l _{OL} = 4.2 m	A	

Note:

- 1.  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.
- 2. Address can be changed once while RAS is low and CAS is high.

Capacitance (Ta = 25°C,  $V_{CC}$  = 5 V, f = 1 MHz, Bias: Clock, I/O =  $V_{CC}$ , address =  $V_{SS}$ )

Item	Symbol	Min	Тур	Max	Unit
Address	C _{I1}			5	pF
Clock	C _{I2}		<del></del>	5	pF
I/O, SI/O	C _{I/O}			7	pF

**AC Characteristics** (Ta = 0 to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ) *1, *16

#### **Test Conditions**


• Input rise and fall time: 5 ns

• Output load: See figures

Input pulse levels: V_{SS} to 3.0 V

• Input timing reference levels: 0.8 V, 2.4 V

Output timing reference levels: 0.8 V, 2.0 V



### **Common Parameter**

Item	
d or write cycle time	— ns
rge time	ns
vidth	10000 ns
vidth	ns
s setup time	ns
s hold time	— ns
ress setup time	— ns
ress hold time	— ns
delay time	75 ns ²
e referenced to CAS	ns
e referenced to RAS	) — ns
precharge time	— ns
ne (rise to fall)	50 ns ³
od	8 ms
setup time	- ns
nold time	ns
AS delay time	ns ⁴
E delay time	— ns ⁴
er turn-off delay o CAS	20 ns ⁵
er turn-off delay o OE	20 ns ⁵
er turn-off delay o CAS er turn-off delay	20 ns ⁵

## Read Cycle (RAM), Page Mode Read Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t _{RAC}		60		70	*******	80		100	ns	6, 7
Access time from CAS	t _{CAC}		20		20		20		25	ns	7, 8
Access time from OE	t _{OAC}		20	_	20		20		25	ns	7
Address access time	t _{AA}		35		35		40	-	45	ns	7, 9
Read command setup time	t _{RCS}	0		0		0		0		ns	
Read command hold time	t _{RCH}	0		0		0		0		ns	10
Read command hold time referenced to RAS	t _{RRH}	10		10		10		10		ns	10
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t _{RAL}	35		35		40		45	-	ns	
Column address to CAS lead time	t _{CAL}	35		35		40		45		ns	
Page mode cycle time	t _{PC}	45		45		50		55		ns	
CAS precharge time	t _{CP}	10		10		10		10	_	ns	
Access time from CAS precharge	t _{ACP}		40		40		45		50	ns	
Page mode RAS pulse width	t _{RASP}	60	100000	70	100000	080	100000	100	100000	ns	

## Write Cycle (RAM), Page Mode Write Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Mir	Max	Mir	Max	Min	Max	Unit	Notes
Write command setup time	twcs	0	<u> </u>	0		0		0		ns	11
Write command hold time	^t wcH	15		15		15		15		ns	
Write command pulse width	t _{WP}	15	-	15		15		15		ns	
Write command to RAS lead time	t _{RWL}	20		20		20		20		ns	
Write command to CAS lead time	†CWL	20		20		20	-	20		ns	
Data-in setup time	t _{DS}	0		0		0		0		ns	12
Data-in hold time	t _{DH}	15	·	15		15		15		ns	12
WE to RAS setup time	tws	0		0		0		0		ns	
WE to RAS hold time	t _{WH}	10		10		10		10		ns	
Mask data to RAS setup time	t _{MS}	0		0	_	0		0		ns	
Mask data to RAS hold time	t _{MH}	10	-	10		10		10		ns	
OE hold time referenced to WE	^t OEH	20		20		20		20	-	ns	
Page mode cycle time	t _{PC}	45		45		50		55		ns	
CAS precharge time	t _{CP}	10		10		10	-	10		ns	
CAS to data-in delay time	tCDD	20		20		20		20		ns	13
Page mode RAS pulse width	t _{RASP}	60	100000	70	100000	80	100000	100	100000	ns	
			<del></del>								

## Read-Modify-Write Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	175		185		200		230		ns	
RAS pulse width (read-modify-write cycle)	t _{RWS}	110	10000	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	†CWD	45		45		45		50		ns	14
Column address to WE delay time	t _{AWD}	60		60		65		70		ns	14
OE to data-in delay time	t _{ODD}	20		20		20		20		ns	12
Access time from RAS	t _{RAC}		60		70		80		100	ns	6, 7
Access time form CAS	tCAC		20		20		20		25	ns	7, 8
Access time from OE	tOAC		20		20		20		25	ns	7
Address access time	t _{AA}		35		35	_	40		45	ns	7, 9
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	
Read command setup time	t _{RCS}	0		0		0		0		ns	
Write command to RAS lead time	t _{RWL}	20	-	20		20		20	<del></del>	ns	
Write command to CAS lead time	t _{CWL}	20		20		20		20		ns	
Write command pulse width	t _{WP}	15		15		15		15		ns	
Data-in setup time	t _{DS}	0		0		0		0		ns	12
Data-in hold time	t _{DH}	15		15		15		15		ns	12
OE hold time referenced to WE	^t OEH	20		20		20	-	20		ns	
——————————————————————————————————————	OEH	20		20		20				115	

## Refresh Cycle

### HM534251A

		-6	-7	-8	-10	
Item	Symbol	Min Max	Min Max	Min Max	Min Max	Unit Notes
CAS setup time (CAS-before-RAS refresh)	^t CSR	10 —	10 —	10 —	10 —	ns a s
CAS hold time (CAS-before-RAS refresh)	^t CHR	10 —	10 —	10 —	10 —	ns
RAS precharge to CAS hold time	t _{RPC}	10 —	10 —	10 —	10 —	ns

## Read Transfer Cycle

		-6		-7		-8		-10			
item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
DT hold time referenced to RAS	^t RDH	50	10000	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	^t CDH	20		20		20		25		ns	
DT hold time referenced to column address	t _{ADH}	25	<del></del>	25		30		30		ns	
DT precharge time	t _{DTP}	20		20		20	_	30		ns	
DT to RAS delay time	t _{DRD}	65		65		70	-	80		ns	
SC to RAS setup time	t _{SRS}	25		25		30		30		ns	
1st SC to RAS hold time	^t SRH	60		70		80		100		ns	
1st SC to CAS hold time	^t sch	25		25		25		25	-	ns	
1st SC to column address hold time	t _{SAH}	40		40		45		50		ns	
Last SC to DT delay time	t _{SDD}	5		5		5		5	our constitue	ns	
1st SC to DT hold time	^t SDH	10		10		15		15		ns	
Serial data-in to 1st SC delay time	t _{SZS}	0		0		0	-	0		ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	tsc	5		5		10		10		ns	
SC precharge time	tSCP	10		10		10		10		ns	

## Read Transfer Cycle (cont)

#### HM534251A

Item		-6		-7		-8		-10			
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
SC access time	t _{SCA}		20		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		5		ns	
Serial data-in setup time	t _{SIS}	0		0		0		0		ns	
Serial data-in hold time	t _{SIH}	15		15		15		15		ns	-
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	<del></del>	35		40		45		ns	
DT high hold time from RAS precharge	t _{DTHH}	10		10		10		10		ns	

## Pseudo Transfer Cycle, Write Transfer Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
SE setup time referenced to RAS	t _{ES}	0		0		0		0		ns	
SE hold time referenced to RAS	t _{EH}	10		10		10		10		ns	
SC setup time referenced to RAS	t _{SRS}	25		25		30		30		ns	
RAS to SC delay time	t _{SRD}	20	<u></u>	20		25		25		ns	
Serial output buffer turn-off time referenced to RAS	t _{SRZ}	10	40	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	t _{SID}	40		40		45		50		ns	
Serial clock cycle time	t _{SCC}	25	-	25		30		30		ns	
SC pulse width	t _{SC}	5		5		10		10		ns	
SC precharge time	tSCP	10		10		10		10	,	ns	
SC access time	^t SCA		20		22		25		25	ns	15

## Pseudo Transfer Cycle, Write Transfer Cycle (cont)

#### HM534251A

		-6		-7		-8		-10			
Item	Symbol	Mir	Max	Mir	Max	Mir	Max	Min	Max	Unit	Notes
SE access time	t _{SEA}		20		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		5		ns	
Serial write enable setup time	tsws	5		5		5		5		ns	
Serial data-in setup time	t _{SIS}	0		0		0	-	0		ns	
Serial data-in hold time	^t SIH	15		15		15		15		ns	


### Serial Read Cycle, Serial Write Cycle

		-6		-7		-8		-10			
Item	Symbol	Mir	n Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	tsc	5		5		10		10		ns	
SC precharge width	t _{SCP}	10		10		10		10		ns	
Access time from SC	t _{SCA}		20		22		25		25	ns	15
Access time from SE	t _{SEA}		20		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		5	<del></del> .	ns	
Serial output buffer turn-off time referenced to SE	t _{SEZ}		20		20		20		20	ns	5
Serial data-in setup time	t _{SIS}	0		0		0	· <u>—</u>	0		ns	
Serial data-in hold time	t _{SIH}	15		15	_	15		15		ns	
Serial write enable setup time	tsws	5		5		5		5		ns	
Serial write enable hold time	tswH	15		15		15		15		ns	
Serial write disable setup time	tswis	5		5		5		5		ns	-
Serial write disable hold time	^t swiH	15		15		15		15		ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. When  $t_{RCD} > t_{RCD}$  (max) or  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
  - 3. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Transition time  $t_T$  is measured between  $V_{IH}$  and  $V_{IL}$ .
  - Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
  - t_{OFF1} (max), t_{OFF2} (max) and t_{SF7} (max) are defined as the time at which the output acheives the open circuit condition (V_{OH} –100 mV, V_{OL} +100 mV).
  - 6. Assume that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
  - 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
  - 9. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
  - 10. If either t_{RCH} of t_{RRH} is satisfied, operation is guaranteed.
  - 11. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
  - 12. These parameters are specified by the later falling edge of CAS or WE.
  - 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
  - 14. When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. tone (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
  - 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
  - 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.

# **Timing Waveforms**


### Read Cycle




#### **Early Write Cycle**




### **Delayed Write Cycle**




#### Read-Modify-Write Cycle




#### Page Mode Read Cycle




### Page Mode Write Cycle (Early Write)




### Page Mode Write Cycle (Delayed Write)




### **RAS-Only Refresh Cycle**




# **CAS**-Before-**RAS** Refresh Cycle




### Hidden Refresh Cycle




### Read Transfer Cycle (1)




### Read Transfer Cycle (2)




### Pseudo Transfer Cycle




### Write Transfer Cycle



# Serial Read Cycle



# Serial Write Cycle



#### 262144-word × 4-bit Multiport CMOS Video RAM

The HM534253A is a 1-Mbit multiport video RAM equipped with a 256-kword × 4-bit dynamic RAM and a 512-word × 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word × 4-bit and the data of one row (512-word × 4-bit) respectively in one cycle of RAM. And the HM534253A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 256-word × 4-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

#### **Features**

- Multiport organization
   Asynchronous and simultaneous operation of RAM and SAM capability
   RAM: 256-kword × 4-bit and SAM: 512-word × 4-bit
- Access time RAM: 60 ns/70 ns/80 ns/100 ns

max

SAM: 20 ns/22 ns/25 ns/25 ns

max

• Cycle time RAM: 125 ns/135 ns/150 ns/

180 ns min

SAM: 25 ns/25 ns/30 ns/30 ns

min

· Low power

Active RAM: 413 mW max

SAM: 275 mW max


Standby 38.5 mW max

- · High-speed page mode capability
- · Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability
- Split transfer cycle capability
- · Block write mode capability
- · Flash write mode capability
- 3 variations of refresh (8 ms/512 cycles)
   RAS-only refresh
   CAS-before-RAS refresh
   Hidden refresh
- TTL compatible

### **Ordering Information**

Type No.	Access time	Package
HM534253AJ-6	60 ns	400-mil 28-pin
HM534253AJ-7	70 ns	plastic SOJ
HM534253AJ-8	80 ns	(CP-28D)
HM534253AJ-10	100 ns	(01 202)
HM534253AZ-6 HM534253AZ-7 HM534253AZ-8 HM534253AZ-10	60 ns 70 ns 80 ns 100 ns	400-mil 28-pin plastic ZIP (ZP-28)
HM534253AT-6	60 ns	8 mm × 14 mm
HM534253AT-7	70 ns	32-pin TSOP
HM534253AT-8	80 ns	type I
HM534253AT-10	100 ns	(TFP-32DA)
HM534253AR-6	60 ns	8 mm × 14 mm
HM534253AR-7	70 ns	32-pin TSOP
HM534253AR-8	80 ns	type I reverse
HM534253AR-10	100 ns	(TFP-32DAR)


### Pin Arrangement



# **Pin Description**

Pin name	Function	Pin name	Function
A0 – A8	Address inputs	SC	Serial clock
I/O0 – I/O3	RAM port data inputs/outputs	SE	SAM port enable
SI/O0 - SI/O3	SAM port data inputs/outputs	DSF	Special function input flag
RAS	Row address strobe	QSF	Special function output flag
CAS	Column address strobe	V _{CC}	Power supply
WE	Write enable	V _{SS}	Ground
DT/OE	Data transfer/output enable	NC	No connection

# **Block Diagram**



### **Pin Functions**

 $\overline{\text{RAS}}$  (input pin):  $\overline{\text{RAS}}$  is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of  $\overline{\text{RAS}}$ . The input level of these signals determine the operation cycle of the HM534253A.

Table 1 Operation Cycles of the HM534253A

#### Input level at the falling edge of $\overline{RAS}$

iiipat it	at level at the laming eage of the		DOT at the falling					
CAS	DT/OE	WE	SE	DSF	<ul> <li>DSF at the falling edge of CAS</li> </ul>	Operation mode		
L	X	Х	Х	X		CBR refresh		
Н	L	L	L	L	X	Write transfer		
Н	L	L	Н	L	X	Pseudo transfer		
Н	L	L	Х	Н	X	Split write transfer		
Н	L	Н	X	L	X	Read transfer		
Н	L	Н	Х	Н	X	Split read transfer		
Н	Н	L ·	Х	L	L	Read/mask write		
Н	Н	L	X	L	Н	Mask block write		
Н	Н	L	X	Н	X	Flash write		
Н	Н	Н	X	L	L į	Read/write		
Н	Н	Н	Х	L	Н	Block write		
Н	Н	Н	Х	Н	X	Color register read/write		

Note: X: Don't care.

CAS (input pin): Column address and DSF signal are fetched into chip at the falling edge of CAS, which determines the operation mode of HM534253A. CAS controls output impedance of I/O in RAM.

**A0–A8** (input pin): Row address is determined by A0–A8 level at the falling edge of  $\overline{RAS}$ . Column address is determined by A0–A8 level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534253A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O3 (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In block write cycle, they function as address mask data at the falling edge of  $\overline{CAS}$ .

 $\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

 $\overline{SE}$  (input pin):  $\overline{SE}$  pin activates SAM. When  $\overline{SE}$  is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle.

SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0-SI/O3 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

**DSF** (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of  $\overline{RAS}$  when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of  $\overline{CAS}$  when block write is executed.

**QSF** (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM and from high to low by accessing 511 address in SAM.

### Operation of HM534253A

**RAM Read Cycle**  $(\overline{DT}/\overline{OE} \text{ high, } \overline{CAS} \text{ high and DSF low at the falling edge of } \overline{RAS}, DSF low at the falling edge of <math>\overline{CAS}$ )

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM. Then, when  $\overline{WE}$  is high and  $\overline{DT/OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT/OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and  $\overline{CAS}$  to column address access time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable highspeed page mode.

# RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

 $(\overline{DT}/\overline{OE} \text{ high}, \overline{CAS} \text{ high and DSF low at the falling edge of } \overline{RAS}, DSF low at the falling edge of } \overline{CAS})$ 

• Normal Mode Write Cycle ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

When  $\overline{CAS}$  and  $\overline{WE}$  are set low after driving  $\overline{RAS}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written,  $\overline{WE}$  should be high at the falling edge of  $\overline{RAS}$  to distinguish normal mode from mask write mode.

If  $\overline{\text{WE}}$  is set low before the  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{WE}$  falling. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If  $\overline{\text{WE}}$  is set low after  $t_{\text{CWD}}$  (min) and  $t_{\text{AWD}}$  (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

 Mask Write Mode (WE low at the falling edge of RAS)

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode, the mask data is retained during the page access.

High-Speed Page Mode Cycle ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time  $(t_{AA})$ ,  $\overline{RAS}$  to column address delay time  $(t_{RAD})$ , and access time from  $\overline{CAS}$  precharge  $(t_{ACP})$  are added. In one  $\overline{RAS}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s).

Color Register Set/Read Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high,  $\overline{WE}$  high and DSF high at the falling edge of  $\overline{RAS}$ )

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 4 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just as same as the usual write cycle except that DSF is set high at the falling edge of  $\overline{RAS}$ , and read, early write and delayed write cycle can be executed. In this cycle, HM534253A refreshes the row address fetched at the falling edge of  $\overline{RAS}$ .

Flash Write Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high,  $\overline{WE}$  low and DSF high at the falling edge of  $\overline{RAS}$ )

In a flash write cycle, a row of data (512-word  $\times$  4-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When  $\overline{CAS}$  and  $\overline{DT/OE}$  is set high,  $\overline{WE}$  is low, and DSF is high at the falling edge of  $\overline{RAS}$ , this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.)




Figure 1 Use of Flash Write

**Block Write Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high and DSF low at the falling edge of  $\overline{RAS}$ , DSF high at the falling edge of  $\overline{CAS}$ )

In a block write cycle, 4 columns of data (4-word  $\times$  4-bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of  $\overline{\text{CAS}}$  determines the address to be cleared. (See figure 2.)

• Normal Mode Block Write cycle (WE high at the falling edge of RAS)

The data on 4 I/Os are all cleared when  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ .

 Mask Block Write Mode (WE low at the falling edge of RAS)

When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , HM534253A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the  $\overline{\text{RAS}}$  cycle. In page mode block write cycle, the mask data is retained during the page access.




Figure 2 Use of Block Write

# **Transfer Operation**

The HM534253A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{CAS}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
  Read transfer cycle and split read transfer cycle: RAM to SAM
  Write transfer cycle and split write transfer cycle: SAM to RAM
- (2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle)
  Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O input

(3) Determine first SAM address to access after transferring at column address (SAM start address).
SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split

transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT/OE}$  low,  $\overline{WE}$  high and DSF low at the falling edge of  $\overline{RAS}$ . The row address data (512 × 4-bit)

determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT/OE}$ . After the rising edge of  $\overline{DT/OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT/OE}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT/OE}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT/OE}$  rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  high and DSF low at the falling edge of  $\overline{RAS}$ . Data should be input to SI/O later than  $t_{SID}$  (min) after  $\overline{RAS}$  becomes low to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC must not be risen.




Figure 3 Real Time Read Transfer

Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  low and DSF low at the falling end of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after tsRD (min) after RAS becomes high. SAM access is inhibited during RAS low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8).

Split Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF high at the falling edge of  $\overline{RAS}$ )

To execute a continuous serial read by real time read transfer, HM534253A must satisfy SC and DT/OE timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word × 4-bit each. Let us suppose that data is read from upper data register DR1 (The row address AX8 is 0 and SAM address A8 is 1.). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A7, 256-word × 4-bit data are transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A7 while data are

read from data register DR1, 256-word × 4-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3 finally while row address AX8 is 1. In split read data transfer, the SAM start address A8 is automatically set in the data register which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.

Split read transfer cycle is set when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  is low,  $\overline{WE}$  is high and DSF is high at the falling edge of  $\overline{RAS}$ . The cycle can be executed asyncronously with SC. However, HM534253A must be satisfied  $t_{STS}$  (min) timing specified between SC rising and  $\overline{RAS}$  falling. SAM start address must be accessed, satisfying  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings specified between  $\overline{RAS}$  or  $\overline{CAS}$  falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.




Figure 4 Block Diagram for Split Transfer




Figure 5 Limitation in Split Transfer

Split Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and DSF high at the falling edge of  $\overline{RAS}$ )

A continuous serial write cannot be executed because accessing SAM is inhibited during RAS low in write transfer. Split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.

### **SAM Port Operation**

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{SE}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If  $\overline{SE}$  is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so  $\overline{SE}$  high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1)  $\overline{RAS}$ -only refresh cycle, (2)  $\overline{CAS}$ -before- $\overline{RAS}$  (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate  $\overline{RAS}$  such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS-Only Refresh Cycle: RAS-only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

# **Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Terminal voltage*1	V _T	-1.0 to +7.0	V
Power supply voltage*1	V _{CC}	-0.5 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to 70	°C
Storage temperature	Tstg	-55 to +125	°C

1. Relative to V_{SS}. Note:

# **Recommended DC Operating Conditions** (Ta = $0 \text{ to } +70^{\circ}\text{C}$ )

ltem	Symbol	Min	Тур	Max	Unit	
Supply voltage*1	V _{CC}	4.5	5.0	5.5	V	
Input high voltage*1	V _{IH}	2.4		6.5	V	-
Input low voltage*1	V _{IL}	-0.5 ^{*2}		0.8	V	

Notes: 1. All voltages referenced to  $V_{SS}$ . 2. -3.0 V for pulse width  $\leq 10 \text{ ns}$ .

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V)

#### HM534253A

		-6		-7	·	-8		-10			Test conditions	
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM port	SAM port
Operating current	I _{CC1}		75	:	70		60	· · · · · · · · · · · · · · · · · · ·	55	mA		SC = V _{IL} , <del>SE</del> = V _{IH}
current	I _{CC7}		125		120	***************************************	100		95	mA	cycling t _{RC} = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Standby	I _{CC2}		7		7		7		7	mA	RAS, CAS	SC =V _{IL} , <del>SE</del> = V _{IH}
	I _{CC8}	·	50		50		40		40	mA	=V _{IH}	SE = V _{IL} , SC cycling t _{SCC} = min
RAS-only refresh	Іссз		75		70		60		55	mA	RAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
current	I _{CC9}	-	125		120		100		95	mA		$\overline{SE} = V_{IL}, SC$ cycling $t_{SCC} = min$
Page mode current	l _{CC4}		80		80	,	70		65	mA	CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
- Carrona	l _{CC10}		130		130		110		105	mA		$\overline{SE} = V_{IL}, SC$ cycling $t_{SCC} = min$
CAS-before- RAS refresh	I _{CC5}	_	50		45		40		35	mA	RAS cycling	SC = V _{IL} , SE = V _{IH}
current	l _{CC11}		100	_	95		80	_	75	mA	t _{RC} = min	$\overline{SE} = V_{ L}, SC$ cycling $t_{SCC} = min$
Data transfer	I _{CC6}		80		75	_	65		60	mA	RAS, CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
current	I _{CC12}		130		125		105		100	mA	t _{RC} = min	$\overline{SE} = V_{IL}, SC$ cycling $t_{SCC} = min$
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	-10	10	μА		
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	-10	10	μА		
Output high voltage	V _{OH}	2.4		2.4		2.4	_	2.4		V	I _{OH} = –2 mA	
Output low voltage	V _{OL}		0.4		0.4		0.4		0.4	V	I _{OL} = 4.2 mA	

Note:

^{1.}  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

^{2.} Address can be changed once while  $\overline{RAS}$  is low and  $\overline{CAS}$  is high.

Capacitance (Ta = 25°C,  $V_{CC}$  = 5 V, f = 1 MHz, Bias: Clock, I/O =  $V_{CC}$ , address =  $V_{SS}$ )

Item	Symbol	Min	Тур	Max	Unit
Address	Cl1			5	pF
Clock	Cl2	-	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5	pF
I/O, SI/O, QSF	C _{I/O}	-		7	pF

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V) *1, *16

#### **Test Conditions**


• Input rise and fall time: 5 ns

• Output load: See figures

Input pulse levels: V_{SS} to 3.0 V

• Input timing reference levels: 0.8 V, 2.4 V

• Output timing reference levels: 0.8 V, 2.0 V



Note: 1. Including scope & jig.

### **Common Parameter**

		-6		-7		-8		-10 			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random read or write cycle time	t _{RC}	125		135		150	-	180		ns	
RAS precharge time	t _{RP}	55		55		60		70		ns	
RAS pulse width	tRAS	60	10000	70	10000	80	10000	100	10000	ns	
CAS pulse width	t _{CAS}	20		20		20		25		ns	
Row address setup time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	* 1
Column address setup time	t _{ASC}	0		0		0		0		ns	
Column address hold time	tCAH	15		15		15		15		ns	
RAS to CAS delay time	t _{RCD}	20	40	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	t _{RSH}	20		20		20		25		ns	
CAS hold time referenced to RAS	tcsh	60		70		80		100		ns	
CAS to RAS precharge time	t _{CRP}	10		10		10	-	10		ns	
Transition time (rise to fall)	t _T	3	50	3	50	3	50	3	50	ns	3 .
Refresh period	t _{REF}		8	•	8		8		8	ms	·
DT to RAS setup time	t _{DTS}	0		0		0		0	-	ns	
DT to RAS hold time	^t DTH	10		10		10		10		ns	
DSF to RAS setup time	t _{FSR}	0		0		0		0		ns	
DSF to RAS hold time	t _{RFH}	10		10		10		10		ns	
DSF to CAS setup time	t _{FSC}	0		0		0		0		ns	
DSF to CAS hold time	t _{CFH}	15		15	<del></del> :	15	_	15		ns	
Data-in to CAS delay time	t _{DZC}	0		0		0		0		ns	4
Data-in to OE delay time	t _{DZO}	0		0		0		0		ns	4
Output buffer turn-off delay referenced to CAS	^t OFF1	_	20		20		20		20	ns	5
Output buffer turn-off delay referenced to OE	t _{OFF2}		20		20		20		20	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

		-6		-7		-8		-10			
ltem	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Access time from RAS	tRAC		60		70		80		100	ns	6, 7
Access time from CAS	tCAC		20		20	<del></del>	20		25	ns	7, 8
Access time from OE	tOAC		20		20		20	,	25	ns	7
Address access time	t _{AA}		35		35		40		45	ns	7, 9
Read command setup time	t _{RCS}	0	-	0		0	·	0		ns	
Read command hold time	tRCH	0		0		0		0		ns	10
Read command hold time referenced to RAS	t _{RRH}	10	-	10		10		10		ns	10
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t _{RAL}	35		35		40		45		ns	
Column address to CAS lead time	tCAL	35		35		40		45		ns	
Page mode cycle time	t _{PC}	45		45		50		55		ns	
CAS precharge time	t _{CP}	10		10	-	10		10		ns	
Access time from CAS precharge	t _{ACP}		40		40		45		50	ns	
Page mode RAS pulse width	tRASP	60	10000	70	100000	80	100000	100	100000	) ns	

# Write Cycle (RAM), Page Mode Write Cycle Color Register Set Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write command setup time	twcs	0		0	-	0		0	-	ns	11,
Write command hold time	twch	15		15		15		15		ns	
Write command pulse width	t _{WP}	15	<u></u>	15		15		15		ns	
Write command to RAS lead time	t _{RWL}	20		20		20		20		ns	
Write command to CAS lead time	tCWL	20		20		20		20		ns	i Saraji.
Data-in setup time	t _{DS}	0		0		0		0 :	, <del></del>	ns	12
Data-in hold time	t _{DH}	15		15		15		15		ns	12
WE to RAS setup time	tws	0		0		0		0		ns	. 1
WE to RAS hold time	t _{WH}	10		10	<del></del> ,	10	_	10		ns	
Mask data to RAS setup time	t _{MS}	0		0		0		0		ns	
Mask data to RAS hold time	t _{MH}	10	—.	10	· —	10	-	10		ns	
OE hold time referenced to WE	^t OEH	20		20	-	20		20		ns	
Page mode cycle time	t _{PC}	45		45	-	50		55		ns	
CAS precharge time	t _{CP}	10		10		10		10		ns	
CAS to data-in delay time	tCDD	20		20		20		20		ns	13
Page mode RAS pulse width	t _{RASP}	60	100000	70	100000	080	100000	100	100000	) ns	
					····						

# Read-Modify-Write Cycle

		-6	:	-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read-modify-write cycle time	tRWC	175		185		200		230		ns	
RAS pulse width (read-modify-write cycle)	t _{RWS}	110	10000	120	10000	130	10000	150	10000	) ns	
CAS to WE delay time	t _{CWD}	45		45	<del></del>	45		50		ns	14
Column address to WE delay time	t _{AWD}	60		60		65	-	70		ns	14
OE to data-in delay time	t _{ODD}	20		20		20	-	20		ns	12
Access time from RAS	tRAC		60		70		80		100	ns	6, 7
Access time from CAS	tCAC	_	20		20		20		25	ns	7, 8
Access time from OE	toac	<del></del> -	20		20	-	20	_	25	ns	7 ,
Address access time	t _{AA}		35	_	35		40		45	ns	7, 9
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	
Read command setup time	t _{RCS}	0		0	_	0		0		ns	· · · · · · · · · · · · · · · · · · ·
Write command to RAS lead time	t _{RWL}	20		20		20		20		ns	
Write command to CAS lead time	tcwL	20		20		20		20		ns	
Write command pulse width	t _{WP}	15		15		15		15		ns	
Data-in setup time	t _{DS}	0		0		0 .	<del></del>	0		ns	12
Data-in hold time	^t DH	15		15		15		15		ns	12
OE hold time referenced to WE	t _{OEH}	20		20		20		20	<del></del> .	ns	
	<del></del>										

# Refresh Cycle

ш	<b>M</b> 5	2/	2	52	Λ
m	VI.	-54	~	23	м

		-6		-7	***************************************	-8		-10			
item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS setup time (CAS-before-RAS refresh)	^t CSR	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	^t CHR	10		10		10		10		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		10		ns	

# Flash Write Cycle, Block Write Cycle

#### HM534253A

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS to data-in delay time	tCDD	20		20		20		20		ns	13
OE to data-in delay time	t _{ODD}	20	_	20		20		20		ns	13

# **Read Transfer Cycle**

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
DT hold time referenced to RAS	t _{RDH}	50	10000	60		65	10000	80	10000	ns	
DT hold time referenced to CAS	^t CDH	20		20		20		25		ns	
DT hold time referenced to column address	^t ADH	25		25		30	<del></del>	30		ns	
DT precharge time	t _{DTP}	20		20		20		30		ns	
DT to RAS delay time	t _{DRD}	65		65	Mathematical	70		80		ns	
SC to RAS setup time	t _{SRS}	25		25		30		30		ns	
1'st SC to RAS hold time	^t SRH	60		70		80		100		ns	
1'st SC to CAS hold time	^t SCH	25		25		25		25		ns	

# Read Transfer Cycle (cont)

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
1'st SC to colume address hold time	^t SAH	40		40		45		50		ns	
Last SC to DT delay time	t _{SDD}	5		5		5		5		ns	
1'st SC to DT hold time	t _{SDH}	10	-	10		15		15		ns	and the second s
RAS to QSF delay time	t _{RQD}		65	******	70		75		85	ns	15
CAS to QSF delay time	t _{CQD}		35		35		40	-	40	ns	15
DT to QSF delay time	t _{DQD}		35		35		35	·	35	ns	15
QSF hold time referenced to RAS	t _{RQH}	20		20		20		25		ns	
QSF hold time referenced to CAS	tcQH	5		5		5		5		ns	
QSF hold time referenced to DT	tDQH	5		5		5		5		ns	
Serial data-in to 1'st SC delay time	t _{SZS}	0		0		0		0		ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	t _{SC}	5		5		10		10		ns	
SC precharge time	tSCP	10		10		10		10		ns	
SC access time	t _{SCA}		20	. —	22		25		25	ns	15
Serial data-out hold time	tson	5		5	,—	5		5		ns	
Serial data-in setup time	tsis	0	-	0		0		0		ns	
Serial data-in hold time	tsiH	15		15		15		15		ns	
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35		35		40		45		ns	
RAS precharge to DT high hold time	t _{DTHH}	10		10		10		10		ns	
										***************************************	

# Pseudo Transfer Cycle, Write Transfer Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
SE setup time referenced to RAS	t _{ES}	0		0		0		0		ns	
SE hold time referenced to RAS	t _{EH}	10		10		10		10	_	ns	
SC setup time referenced to RAS	tSRS	25		25		30		30		ns	
RAS to SC delay time	tSRD	20		20		25		25		ns	
Serial output buffer turn-off time referenced to RAS	^t SRZ	10	40	10	40	10	45	10	50	ns	,
RAS to serial data-in delay time	t _{SID}	40		40		45		50		ns	
RAS to QSF delay time	t _{RQD}		65		70		75		85	ns	15
CAS to QSF delay time	t _{CQD}		35		35		40	_	40	ns	15
QSF hold time referenced to RAS	^t RQH	20		20		20		25	_	ns	
QSF hold time referenced to CAS	^t CQH	5	-	5		5		5		ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	t _{SC}	5		5		10	_	10	_	ns	-
SC precharge time	t _{SCP}	10		10		10		10		ns	
SC access time	t _{SCA}		20		22		25		25	ns	15
SE access time	t _{SEA}		20		22	_	25	_	25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		5		ns	
Serial write enable setup time	tsws	5		5		5		5		ns	
Serial data-in setup time	t _{SIS}	0		0		0		0		ns	
Serial data-in hold time	^t SIH	15		15		15		15		ns	

# Split Read Transfer Cycle, Split Write Transfer Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Split transfer setup time	tsts	20		20		20		25		ns	
Split transfer hold time referenced to RAS	^t RST	60	-	70		80	-	100		ns	
Split transfer hold time referenced to CAS	^t CST	20		20		20		25		ns	
Split transfer hold time referenced to column address	t _{AST}	35		35		40		45		ns	
SC to QSF delay time	tsqp		30		30		30		30	ns	15
QSF hold time referenced to SC	^t sQH	5		5		5		5		ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	tsc	5		5		10		10		ns	
SC precharge time	tSCP	10		10		10		10		ns	
SC access time	tsca		20		22		25		25	ns	15
Serial data-out hold time	tsон	5		5	· <u></u>	5	<u></u>	5		ns	
Serial data-in setup time	tsis	0		0		0	_	0		ns	
Serial data-in hold time	tsiH	15		15		15		15		ns	
RAS to column address delay time	^t RAD	15	25	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35		35		40		45		ns	

# Serial Read Cycle, Serial Write Cycle


HM5342	53A
--------	-----

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	t _{SC}	5		5		10		10		ns	
SC precharge width	t _{SCP}	10		10		10		10		ns	
Access time from SC	t _{SCA}		20		22		25		25	ns	15
Access time from SE	t _{SEA}		20	-	22	-	25		25	ns	15
Serial data-out hold time	^t soн	5		5	-	5		5	-	ns	
Serial output buffer turn-off time referenced to SE	t _{SEZ}		20		20		20		20	ns	5
Serial data-in setup time	tsis	0		0	-	0		0		ns	
Serial data-in hold time	t _{SIH}	15		15		15		15		ns	
Serial write enable setup time	tsws	5		5		5		5		ns	
Serial write enable hold time	tswH	15		15		15		15		ns	
Serial write disable setup time	tswis	5		5		5		5	-	ns	-
Serial write disable hold time	tswiH	15		15		15		15		ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - 2. When tBCD > tBCD (max) or tBAD > tBAD (max), access time is specified by tCAC or tAA.
  - 3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition time  $t_T$  is measured between  $V_{IH}$  and  $V_{IL}$ .
  - 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
  - 5.  $t_{OFF1}$  (max),  $t_{OFF2}$  (max) and  $t_{SEZ}$  (max) are defined as the time at which the output achieves the open circuit condition (V_{OH} -100 mV, V_{OL} +100 mV).
  - 6. Assume that t_{BCD} ≤ t_{BCD} (max) and t_{BAD} ≤ t_{BAD} (max). If t_{BCD} or t_{BAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
  - 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - When t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max), access time is specified by t_{CAC}.
  - 9. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
  - 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
  - 11. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
  - 12. These parameters are specified by the later falling edge of CAS or WE.
  - 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
  - 14. When  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CWD} \ge t_{CWD}$  (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. topp (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
  - 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
  - 16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.

### **Timing Waveforms**


### Read Cycle




### **Early Write Cycle**




### **Delayed Write Cycle**




### Read-Modify-Write Cycle




### Page Mode Read Cycle




### Page Mode Write Cycle (Early Write)




### Page Mode Write Cycle (Delayed Write)




### **RAS-Only Refresh Cycle**




### **CAS**-Before-RAS Refresh Cycle




### **Hidden Refresh Cycle**




### Color Register Set Cycle (Early Write)




### **Color Register Set Cycle (Delayed Write)**




## Color Register Read Cycle




### Flash Write Cycle




### **Block Write Cycle**



## Page Mode Block Write Cycle




### Read Transfer Cycle (1)




Notes: 1. This QSF timing is referred when SC is risen once or more between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by DT rising).

2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by RAS or CAS falling).


### Read Transfer Cycle (2)




### Pseudo Transfer Cycle



### Write Transfer Cycle




### Split Read Transfer Cycle




Note: 1. If the next transfer cycle after read transfer cycle is split read transfer cycle, one or more access to SC are required between read transfer cycle and split read transfer cycle.


## **Split Write Transfer Cycle**



### **Serial Read Cycle**



## Serial Write Cycle



#### 131072-word × 8-bit Multiport CMOS Video RAM

The HM538121A is a 1-Mbit multiport video RAM equipped with a 128-kword × 8-bit dynamic RAM and a 256-word × 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has write mask function.

#### Features

Multiport organization

Asynchronous and simultaneous operation of

RAM and SAM capability RAM: 128 kword × 8 bit

SAM: 256 word  $\times$  8 bit

· Access time

RAM: 60 ns/70 ns/80 ns/100 ns max SAM: 20 ns/22 ns/25 ns/25 ns max

• Cycle time

RAM: 125 ns/135 ns/150 ns/180 ns min SAM: 25 ns/25 ns/30 ns/30 ns min

• Low power

Active RAM: 413 mW max

SAM: 275 mW max

Standby 38.5 mW max

- · High-speed page mode capability
- · Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability
- Real time read transfer cycle capability
- 3 variations of refresh (8 ms/512 cycles)
   RAS-only refresh
   CAS-before-RAS refresh


Hidden refresh

• TTL compatible

# **Ordering Information**

Type No.	Access time	Package
HM538121AJ-6	60 ns	400-mil - 40-pin
HM538121AJ-7	70 ns	plastic SOJ - (CP-40D)
HM538121AJ-8	80 ns	- (01 400)
HM538121AJ-10	100 ns	


### Pin Arrangement



### **Pin Description**

Pin name	Function
A0 - A8	Address inputs
1/00 - 1/07	RAM port data inputs/outputs
SI/O0 - SI/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output enable
SC	Serial clock
SE	SAM port enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

# **Block Diagram**



#### **Pin Functions**

 $\overline{\text{RAS}}$  (input pin):  $\overline{\text{RAS}}$  is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of  $\overline{\text{RAS}}$ . The input level of these signals determine the operation cycle of the HM538121A.

Table 1 Operation Cycles of the HM538121A

# Input Level at the Falling Edge of RAS

CAS	DT/OE	WE	SE	Operation mode
L	Х	Χ	Х	CBR refresh
Н	L	L	L	Write transfer
Н	L	L	Н	Pseudo transfer
Н	L	Н	Х	Read transfer
Н	Н	L	Х	Read/mask write
Н	Н	Н	Х	Read/write

Note: X: Don't care.

 $\overline{\text{CAS}}$  (input pin): Column address is fetched into chip at the falling edge of  $\overline{\text{CAS}}$ .  $\overline{\text{CAS}}$  controls output impedance of I/O in RAM.

**A0-A8** (input pins): Row address (AX0-AX8), is determined by A0-A8 level at the falling edge of  $\overline{RAS}$ . Column (AY0-AY7) address is determined by A0-A7 level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$  (input pin):  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM538121A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a normal write cycle is executed. After that,  $\overline{\text{WE}}$  switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred from SAM to RAM (data is written into RAM), and

when  $\overline{WE}$  is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0-I/O7 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

 $\overline{\text{DT/OE}}$  (input pin):  $\overline{\text{DT/OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0-SI/O7 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

# Operation of HM538121A

**RAM Read Cycle** ( $\overline{DT}/\overline{OE}$  high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM. Then, when  $\overline{WE}$  is high and  $\overline{DT}/\overline{OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable highspeed page mode.

# RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

 $(\overline{DT}/\overline{OE})$  high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ 

 Normal Mode Write Cycle (WE high at the falling edge of RAS)

When  $\overline{CAS}$  and  $\overline{WE}$  are set low after driving  $\overline{RAS}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 8I/Os are written,  $\overline{WE}$  should be high at the falling edge of  $\overline{RAS}$  to distinguish normal mode from mask write mode.

If  $\overline{\text{WE}}$  is set low before the  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delalyed write cycle. Data is input an the  $\overline{WE}$  falling. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If  $\overline{\text{WE}}$  is set low after  $t_{\text{CWD}}$  (min) and  $t_{\text{AWD}}$  (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

• Mask Write Mode ( $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ )

If  $\overline{\text{WE}}$  is set low at the falling edge of RAS, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode cycle, the mask data is retained during the page access.

High-Speed Page Mode Cycle (DT/OE high and  $\overline{CAS}$  high at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. Note that address access time ( $t_{AA}$ ),  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ), and access time from  $\overline{CAS}$  precharge ( $t_{ACP}$ ) are added. In one  $\overline{RAS}$  cycle, 256-word memory cells of the same row address can be

accessed. It is necessary to specify access frequency within  $t_{\hbox{RASP}}$  max (100  $\mu s$ ).

### **Transfer Operation**

cycle.

The HM538121A provides the read transfer cycle, pseudo transfer cycle and write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
  Read transfer cycle: RAM to SAM
  Write transfer cycle: SAM to RAM
- (2) Determine SI/O state
  Read transfer cycle: SI/O output
  Pseudo transfer cycle and write transfer cycle:
  SI/O input
- (3) Determine first SAM address to access after transferring at column address (SAM start address). SAM start address must be determined by read transfer cycle or pseudo transfer cycle after

power on, and determined for each transfer

Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low and  $\overline{WE}$  high at the falling edge of RAS. The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of DT/OE. After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT}/\overline{OE}$ must be risen to transfer data from RAM to SAM. This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and DT/OE rising edge and t_{SDH} (min) specified between the first SAM access and DT/OE rising edge must be satisfied. (See figure 1). When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.




Figure 1 Real Time Read Transfer

Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle switchs SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  high at the falling edge of  $\overline{RAS}$ . Data should be input to SI/O later than  $t_{SID}$  (min) after  $\overline{RAS}$  becomes low to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC must not be risen.

Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and  $\overline{SE}$  low at the falling edge of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. SAM access is inhibited during  $\overline{RAS}$  low. In this period, SC must not be risen.

Data transferred to SAM by read transfer cycle can be written to other address of RAM by write transfer cycle. However, the address to write data must be the same MSB of row address (AX8) as that of the read transfer cycle.

#### **SAM Port Operation**

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{SE}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If  $\overline{SE}$  is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so  $\overline{SE}$  high can be used as mask

data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1)  $\overline{RAS}$ -only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

(1) RAS-Only Refresh Cycle: RAS-only refresh cycle is executed by activating only RAS cycle with  $\overline{CAS}$  fixed to high after inputting

- the row address ( = refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of  $\overline{RAS}$ .
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating  $\overline{CAS}$  before  $\overline{RAS}$ . In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

### **Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Terminal voltage*1	V _T	-1.0 to +7.0	V
Power supply voltage*1	V _{CC}	-0.5 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	. W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

Note:

1. Relative to V_{SS}

# **Recommended DC Operating Conditions** (Ta = 0 to $+70^{\circ}$ C)

Item	Symbol	Min	Тур	Max	Unit	
Supply voltage*1	V _{CC}	4.5	5.0	5.5	V	
Input high voltage*1	V _{IH}	2.4		6.5	V	
Input low voltage*1	V _{IL}	-0.5 ^{*2}		0.8	V	

- Notes: 1. All voltages referenced to VSS
  - 2. -3.0 V for pulse width  $\leq 10 \text{ ns}$

**DC** Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V)

### HM538121A

												_
		-6 		-7		-8		-10			Test condit	ions
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM port	SAM port
Operating current	I _{CC1}		75		70		60		55	mA	RAS, CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
	I _{CC7}		125		120		100		95	mA	t _{RC} = Min	SE = V _{IL} , SC cycling t _{SCC} = Min
standby current	I _{CC2}		7	-	7		7		7	mA	RAS, CAS = V _{IH}	SC = V _{IL} , <del>SE</del> = V _{IH}
	I _{CC8}		50		50	_	40		40	mA		SE = V _{IL} , SC cycling t _{SCC} = Min
RAS-only refresh current	lcc3		75		70	-	60		55	mA	$\overline{CAS} = V_{IH}$	ISC = V _{IL} , <del>SE</del> = V _{IH}
	I _{CC9}		125		120		100		95	mA	t _{RC} = Min	SE = V _{IL} , SC cycling t _{SCC} = Min
Page mode current	I _{CC4}		80		80		70		65	mA	$\overline{RAS} = V_{IL}$	SC = V _{IL} , <del>SE</del> = V _{IH}
	I _{CC10}		130		130		110		105	mA	t _{PC} = Min	SE = V _{IL} , SC cycling t _{SCC} = Min
CAS-before- RAS refresh current	I _{CC5}		50		45		40		35	mA	RAS cycling t _{RC} = Min	SC = V _{IL} , <del>SE</del> = V _{IH}
Current	I _{CC11}		100		95		80		75	mA		SE = V _{IL} , SC cycling t _{SCC} = Min
Data transfer current	I _{CC6}		80		75		65	<del></del>	60	mA	RAS, CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
Current	I _{CC12}		130	-	125		105		100	mA	t _{RC} = Min	SE = V _{IL} , SC cycling t _{SCC} = Min
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	-10	10	μΑ		
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	-10	10	μΑ		
Output high voltage	V _{OH}	2.4		2.4		2.4		2.4		V	I _{OH} = -2 m/	4
Output low voltage	V _{OL}		0.4	_	0.4		0.4		0.4	٧	I _{OL} = 4.2 m/	4

Note:

^{1.}  $I_{CC}$  depends on output loading condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

^{2.} Address can be changed once while  $\overline{RAS}$  is low and  $\overline{CAS}$  is high.

## Capacitance

(Ta = 25°C,  $V_{CC}$  = 5 V, f = 1 MHz, Bias: Clock, I/O =  $V_{CC}$ , address =  $V_{SS}$ )

Item	Symbol	Min	Тур	Max	Unit	
Address	CI1	•••		5	pF	
Clock	CI2		-	5	pF	
I/O, SI/O	CI/O			7	pF	

AC Characteristics (Ta = 0 to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V})^{*1}$ , *16

### **Test Conditions**


• Input rise and fall time: 5 ns

· Output load: See figures

Input pulse levels: V_{SS} to 3.0 V

• Input timing reference levels: 0.8 V, 2.4 V

• Output timing reference levels: 0.8 V, 2.0 V



Note: 1. Including scope & jig.

## **Common Parameter**

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Random read or write cycle time	t _{RC}	125	_	135		150		180		ns	
RAS precharge time	t _{RP}	55		55		60	-	70		ns	
RAS pulse width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	) ns	
CAS pulse width	t _{CAS}	20		20		20		25		ns	
Row address setup time	t _{ASR}	0		0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		10		ns	-
Column address setup time	t _{ASC}	0		0		0		0		ns	
Column address hold time	t _{CAH}	15		15		15		15		ns	
RAS to CAS delay time	t _{RCD}	20	40	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	^t RSH	20		20		20		25		ns	
CAS hold time referenced to RAS	tcsh	60		70		80		100		ns	
CAS to RAS precharge time	t _{CRP}	10		10		10		10		ns	
Transition time (rise to fall)	t _T	3	50	3	50	3	50	3	50	ns	3
Refresh period	t _{REF}		8		8		8		8	ns	
DT to RAS setup time	t _{DTS}	0	-	0		0		0		ns	
DT to RAS hold time	t _{DTH}	10		10		10		10		ns	
Data-in to CAS delay time	t _{DZC}	0		0	_	0		0		ns	4
Data-in to OE delay time	t _{DZO}	0		0		0	—	0		ns	4
Output buffer turn-off delay referenced to CAS	^t OFF1	-	20		20	***************************************	20		20	ns	5
Output buffer turn-off delay referenced to OE	t _{OFF2}		20		20		20		20	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

		-6		-7		-8		-10			
Item	Symbol	Mir	Max	Mir	Max	Min	Max	Min	Max	Unit	Note
Access time from RAS	t _{RAC}		60		70		80		100	ns	6, 7
Access time from CAS	^t CAC		20	.—	20		20		25	ns	7, 8
Access time from OE	tOAC	_	20		20		20		25	ns	7
Address access time	t _{AA}		35		35		40		45	ns	7, 9
Read command setup time	t _{RCS}	0		0		0		0		ns	
Read command hold time	^t RCH	0		0		0		0		ns	10
Read command hold time referenced to RAS	t _{RRH}	10		10		10		10		ns	10
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	2
Column address to RAS ead time	t _{RAL}	35		35		40		45		ns	
Column address to CAS lead time	t _{CAL}	35	Commence	35	Manager	40		45		ns	
Page mode cycle time	t _{PC}	45	-	45		50		55		ns	
CAS precharge time	t _{CP}	10		10		10	-	10		ns	
Access time from CAS precharge	tACP		40		40		45		50	ns	
Page mode RAS pulse width	t _{RASP}	60	100000	70	100000	80	100000	100	100000	ns	

# Write Cycle (RAM), Page Mode Write Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Mir	Max	Min	Max	Min	Max	Unit	Note
Write command setup time	twcs	0		0		0	entragament	0		ns	11
Write command hold time	twch	15		15		15		15		ns	
Write command pulse width	t _{WP}	15		15		15		15		ns	
Write command to RAS lead time	t _{RWL}	20		20		20		20		ns	
Write command to CAS lead time	tCWL	20		20		20		20		ns	
Data-in setup time	t _{DS}	0	-	0		0		0		ns	12
Data-in hold time	t _{DH}	15		15		15		15		ns	12
WE to RAS setup time	t _{WS}	0		0	-	0		0	-	ns	
WE to RAS hold time	t _{WH}	10		10		10		10		ns	
Mask data to RAS setup time	t _{MS}	0		0		0		0		ns	
Mask data to RAS hold time	^t MH	10		10		10		10		ns	
OE hold time referenced to WE	^t OEH	20		20		20	_	20		ns	
Page mode cycle time	t _{PC}	45		45		50		55		ns	
CAS precharge time	t _{CP}	10	***********	10		10		10		ns	
CAS to data-in delay time	t _{CDD}	20		20	`	20		20		ns	13
Page mode RAS pulse width	tRASP	60	100000	70	100000	80	100000	100	100000	ns	

# Read-Modify-Write Cycle

Н	R/	15	Q	Ω	1	2	1	Α
	B W	•	v	v		-		~

	-6		-7		-8	,	-10			
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
tRWC	175		185	_	200		230		ns	
t _{RWS}	110	10000	120	10000	130	10000	150	10000	ns	
tcwD	45	_	45		45		50		ns	14
t _{AWD}	60		60		65		70		ns	14
todd	20		20	_	20		20		ns	12
tRAC		60		70		80		100	ns	6, 7
t _{CAC}		20		20		20		25	ns	7, 8
toac		20		20	<u> </u>	20		25	ns	7
t _{AA}		35		35		40		45	ns	7, 9
t _{RAD}	15	25	15	35	15	40	15	55	ns	
t _{RCS}	0	augustion in the contract of t	0		0		0		ns	
t _{RWL}	20		20	_	20		20		ns	
t _{CWL}	20		20		20		20		ns	
t _{WP}	15		15		15		15		ns	
t _{DS}	0		0		0		0		ns	12
^t DH	15		15		15		15		ns	12
^t OEH	20	<del></del> -	20		20		20		ns	
	tRWC tRWS  tCWD tAWD tODD tRAC tCAC tOAC tAA tRAD tRCS tRWL tCWL tWP	Symbol         Min           tRWC         175           tRWS         110           tCWD         45           tAWD         60           tODD         20           tRAC         —           tOAC         —           tAA         —           tRAD         15           tRWL         20           tWP         15           tDS         0           tDH         15	Symbol       Min Max         tRWC       175 —         tRWS       110 10000         tCWD       45 —         tAWD       60 —         tODD       20 —         tCAC       — 20         tAA       — 35         tRAD       15 25         tRCS       0 —         tRWL       20 —         tWP       15 —         tDS       0 —         tDH       15 —	Symbol       Min Max       Min Max         tRWC       175 —       185         tRWS       110 10000       120         tCWD       45 —       45         tAWD       60 —       60         tODD       20 —       20         tCAC       —       60       —         tOAC       —       20       —         tAA       —       35       —         tRCS       0       —       0         tRWL       20       —       20         tCWL       20       —       20         tRWL       20       —       20         tCWL       20       —       20         tCWL       20       —       20         tCWL       20       —       20         tDS       —       20       —       20         tCWL       20       —       20       —         tDS       —       20       —       20         tDS       —       20       —       20         tCWL       20       —       20       —         tDS       —       20       —       20	Symbol       Min Max         tRWC       175       185         tRWS       110 10000       120 10000         tCWD       45       45         tAWD       60       60         tODD       20       70         tRAC        60       70         tCAC        20       20         tAA        35       35         tRAD       15 25       15 35         tRCS       0       0         tRWL       20       20         tCWL       20       20         tWP       15       15         tDH       15       15	Symbol         Min Max         200         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         45         —         20         —         20         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         — <td>Symbol       Min Max       Min Max       Min Max       Min Max         tRWC       175       185       200         tRWS       110 10000       120 10000       130 10000         tCWD       45       45       45         tAWD       60       60       65         tDDD       20       20       20         tCAC        60       70       80         tOAC        20       20       20         tAA        35       35       40         tRCS       0       35       15 40         tRWL       20       20       20         tRWL       20       20       20         tWP       15       15       15         tDS       0       0       20         tDH       15       15       15         tDH       15       15       15         tDH       15       15       15</td> <td>Symbol         Min Max         200         —         230         —         230         —         230         —         230         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         70         —         50         —         70         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20&lt;</td> <td>Symbol         Min Max         <t< td=""><td>Symbol         Min Max         Min Max         Min Max         Min Max         Min Max         Unit           t_{RWC}         175 —         185 —         200 —         230 —         ns           t_{RWS}         110 10000         120 10000         130 10000         150 10000         ns           t_{CWD}         45 —         45 —         45 —         50 —         ns           t_{AWD}         60 —         60 —         65 —         70 —         ns           t_{ODD}         20 —         20 —         20 —         20 —         ns           t_{RAC}         —         60 —         70 —         80 —         100 —         ns           t_{OAC}         —         20 —         20 —         20 —         25 —         ns           t_{AA}         —         35 —         35 —         40 —         45 —         ns           t_{RCS}         0 —         0 —         0 —         0 —         ns         ns           t_{RWL}         20 —         20 —         20 —         20 —         ns         ns           t_{WP}         15 —         15 —         15 —         15 —         ns         ns           t_{DAC}         —</td></t<></td>	Symbol       Min Max       Min Max       Min Max       Min Max         tRWC       175       185       200         tRWS       110 10000       120 10000       130 10000         tCWD       45       45       45         tAWD       60       60       65         tDDD       20       20       20         tCAC        60       70       80         tOAC        20       20       20         tAA        35       35       40         tRCS       0       35       15 40         tRWL       20       20       20         tRWL       20       20       20         tWP       15       15       15         tDS       0       0       20         tDH       15       15       15         tDH       15       15       15         tDH       15       15       15	Symbol         Min Max         200         —         230         —         230         —         230         —         230         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         70         —         50         —         70         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20         —         20<	Symbol         Min Max         Min Max <t< td=""><td>Symbol         Min Max         Min Max         Min Max         Min Max         Min Max         Unit           t_{RWC}         175 —         185 —         200 —         230 —         ns           t_{RWS}         110 10000         120 10000         130 10000         150 10000         ns           t_{CWD}         45 —         45 —         45 —         50 —         ns           t_{AWD}         60 —         60 —         65 —         70 —         ns           t_{ODD}         20 —         20 —         20 —         20 —         ns           t_{RAC}         —         60 —         70 —         80 —         100 —         ns           t_{OAC}         —         20 —         20 —         20 —         25 —         ns           t_{AA}         —         35 —         35 —         40 —         45 —         ns           t_{RCS}         0 —         0 —         0 —         0 —         ns         ns           t_{RWL}         20 —         20 —         20 —         20 —         ns         ns           t_{WP}         15 —         15 —         15 —         15 —         ns         ns           t_{DAC}         —</td></t<>	Symbol         Min Max         Min Max         Min Max         Min Max         Min Max         Unit           t _{RWC} 175 —         185 —         200 —         230 —         ns           t _{RWS} 110 10000         120 10000         130 10000         150 10000         ns           t _{CWD} 45 —         45 —         45 —         50 —         ns           t _{AWD} 60 —         60 —         65 —         70 —         ns           t _{ODD} 20 —         20 —         20 —         20 —         ns           t _{RAC} —         60 —         70 —         80 —         100 —         ns           t _{OAC} —         20 —         20 —         20 —         25 —         ns           t _{AA} —         35 —         35 —         40 —         45 —         ns           t _{RCS} 0 —         0 —         0 —         0 —         ns         ns           t _{RWL} 20 —         20 —         20 —         20 —         ns         ns           t _{WP} 15 —         15 —         15 —         15 —         ns         ns           t _{DAC} —

# Refresh Cycle

## HM538121A

		-6	-7	-8	-10	
Item	Symbol	Min Max	Min Max	Min Max	Min Max	Unit Note
CAS setup time (CAS-before-RAS refresh)	t _{CSR}	10 —	10 —	10 —	10 —	ns
CAS hold time (CAS-before-RAS refresh)	t _{CHR}	10 —	10 —	10 —	10 —	ns
RAS precharge to CAS hold time	t _{RPC}	10 —	10 —	10 —	10 —	ns

# **Read Transfer Cycle**

		-6		-7		-8		-10			
Item	Symbol	Mir	Max	Mir	Max	Min	Max	Min	Max	Unit	Note
DT hold time referenced to RAS	tRDH	50	10000	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	^t CDH	20		20		20		25		ns	
DT hold time referenced to column address	^t ADH	25		25		30		30		ns	
DT precharge time	t _{DTP}	20		20		20		30		ns	
DT to RAS delay time	t _{DRD}	65		65		70		80		ns	
SC to RAS setup time	t _{SRS}	25		25		30		30		ns	
1st SC to RAS hold time	tSRH	60		70		80		100		ns	
1st SC to CAS hold time	tsch	25		25		25		25		ns	
1st SC to column address hold time	tSAH	40		40		45		50		ns	
Last SC to DT delay time	t _{SDD}	5		5		5		5		ns	
1st SC to DT hold time	tsdh	10		10		15		15		ns	
Serial data-in to 1st SC delay time	t _{SZS}	0		0		0		,0		ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	t _{SC}	5	_	5		10		10		ns	
SC precharge time	tSCP	10		10		10		10		ns	

# Read Transfer Cycle (cont)

	==-	~-	~4	
HIN	153	81	21	Д

	-6		-7		-8		-10			
Symbol	Mir	n Max	Mir	Max	Mir	Max	Min	Max	Unit	Note
t _{SCA}	_	20		22		25		25	ns	15
tsoh	5		5		5		5		ns	
t _{SIS}	0		0		0		0		ns	
tsiH	15		15	_	15		15		ns	
t _{RAD}	15	25	15	35	15	40	15	55	ns	
t _{RAL}	35		35		40		45		ns	
^t DTHH	10		10		10		10		ns	
	tsca tsoh tsis tsih trad	Symbol         Min           t _{SCA} —           t _{SOH} 5           t _{SIS} 0           t _{SIH} 15           t _{RAD} 15           t _{RAL} 35	Symbol     Min Max       t _{SCA} —     20       t _{SOH} 5     —       t _{SIS} 0     —       t _{SIH} 15     —       t _{RAD} 15     25       t _{RAL} 35     —	Symbol     Min Max     Min Max       t _{SCA} — 20     —       t _{SOH} 5     — 5       t _{SIS} 0     — 0       t _{SIH} 15     — 15       t _{RAD} 15     25     15       t _{RAL} 35     — 35	Symbol     Min Max       t _{SCA} — 20     — 22       t _{SOH} 5 — 5 —     —       t _{SIS} 0 — 0 —     —       t _{SIH} 15 — 15 —     —       t _{RAD} 15 25 — 35 —     —	Symbol         Min Max         Min Max         Min Max         Min Max           t _{SCA} —         20         —         22         —           t _{SOH} 5         —         5         —         5           t _{SIS} 0         —         0         —         0           t _{SIH} 15         —         15         —         15           t _{RAD} 15         25         15         35         15           t _{RAL} 35         —         35         —         40	Symbol       Min Max       Min Max       Min Max         t _{SCA} —       20       —       22       —       25         t _{SOH} 5       —       5       —       5       —         t _{SIS} 0       —       0       —       0       —         t _{SIH} 15       —       15       —       15       —         t _{RAD} 15       25       15       35       15       40       —         t _{RAL} 35       —       35       —       40       —	Symbol         Min Max         Min Max <th< td=""><td>Symbol       Min Max       Min Max       Min Max       Min Max       Min Max         t_{SCA}       — 20       — 22       — 25       — 25         t_{SOH}       5       — 5       — 5       — 5         t_{SIS}       0       — 0       — 0       — 0         t_{SIH}       15       — 15       — 15       — 15         t_{RAD}       15       25       15       35       15       40       15       55         t_{RAL}       35       — 35       — 40       — 45       —</td><td>Symbol       Min Max       Min Max       Min Max       Min Max       Min Max       Unit         t_{SCA}       — 20       — 22       — 25       — 25       — 25       ns         t_{SOH}       5       — 5       — 5       — 5       — ns         t_{SIS}       0       — 0       — 0       — ns         t_{SIH}       15       — 15       — 15       — ns         t_{RAD}       15       25       15       35       15       40       15       55       ns         t_{RAL}       35       — 35       — 40       — 45       — ns</td></th<>	Symbol       Min Max       Min Max       Min Max       Min Max       Min Max         t _{SCA} — 20       — 22       — 25       — 25         t _{SOH} 5       — 5       — 5       — 5         t _{SIS} 0       — 0       — 0       — 0         t _{SIH} 15       — 15       — 15       — 15         t _{RAD} 15       25       15       35       15       40       15       55         t _{RAL} 35       — 35       — 40       — 45       —	Symbol       Min Max       Min Max       Min Max       Min Max       Min Max       Unit         t _{SCA} — 20       — 22       — 25       — 25       — 25       ns         t _{SOH} 5       — 5       — 5       — 5       — ns         t _{SIS} 0       — 0       — 0       — ns         t _{SIH} 15       — 15       — 15       — ns         t _{RAD} 15       25       15       35       15       40       15       55       ns         t _{RAL} 35       — 35       — 40       — 45       — ns

# Pseudo Transfer Cycle, Write Transfer Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
SE setup time referenced to RAS	t _{ES}	0		0		0		0		ns	
SE hold time referenced to RAS	t _{EH}	10		10		10		10		ns	
SC setup time referenced to RAS	t _{SRS}	25		25		30		30		ns	
RAS to SC delay time	t _{SRD}	20		20		25		25		ns	-
Serial output buffer turn-off time referenced to RAS	t _{SRZ}	10	40	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	t _{SID}	40		40		45		50		ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	t _{SC}	5		5		10		10		ns	
SC precharge time	t _{SCP}	10		10		10		10		ns	
SC access time	t _{SCA}		20		22		25		25	ns	15
SE access time	t _{SEA}		20		22		25		25	ns	15
Serial data-out hold time	^t soн	5	_	5		5		5		ns	

# Pseudo Transfer Cycle, Write Transfer Cycle (cont)

### HM538121A

		-6		-7		-8		-10			
Item	Symbol	Mir	n Max	Mir	n Max	Mir	n Max	Min	Max	Unit	Note
Serial write enable setup time	tsws	5		5		5		5		ns	10
Serial data-in setup time	tsis	0		0		0		0	-	ns	
Serial data-in hold time	tsiH	15		15		15		15	-	ns	

# Serial Read Cycle, Serial Write Cycle


		In case of the last of the las										
Item		-6		-7		-8		-10				
	Symbol	Mir	Max	Min	Max	Min	Max	Min	Max	Unit	Note	
Serial clock cycle time	tscc	25		25		30		30		ns		
SC pulse width	tsc	5		5		10		10		ns		
SC precharge width	t _{SCP}	10	-	10		10		10		ns		
Access time from SC	tsca		20	_	22		25		25	ns	15	
Access time from SE	^t SEA		20		22		25		25	ns	15	
Serial data-out hold time	tsoH	5		5		5	-	5		ns	-	
Serial output buffer turn-off time referenced to SE	t _{SEZ}	-	20		20		20		20	ns	5	
Serial data-in setup time	tsis	0		0		0		0	-	ns		
Serial data-in hold time	tSIH	15	-	15		15		15		ns		
Serial write enable setup time	tsws	5		5		5		5		ns		
Serial write enable hold time	^t swH	15		15		15		15		ns		
Serial write disable setup time	tswis	5		5		5		5		ns		
Serial write disable hold time	tswih	15		15	· <u> </u>	15	<del></del>	15		ns		

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- 2. When  $t_{RCD} > t_{RCD}$  (max) or  $\dot{t}_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
- 3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition time  $t_T$  is measured between  $V_{IH}$  and  $V_{IL}$ .
- 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
- 5.  $t_{OFF1}$  (max),  $t_{OFF2}$  (max) and  $t_{SEZ}$  (max) are defined as the time at which the output acheives the open circuit condition ( $V_{OH}-100$  mV,  $V_{OL}+100$  mV).
- 6. Assume that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 9. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 10. If either t_{RCH} of t_{RRH} is satisfied, operation is guaranteed.
- 11. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of CAS or WE.
- 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t_{ODD} (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.

# **Timing Waveforms**


### Read Cycle




### **Early Write Cycle**




### **Delayed Write Cycle**




### Read-Modify-Write Cycle




### Page Mode Read Cycle




### Page Mode Write Cycle (Early Write)




# Page Mode Write Cycle (Delayed Write)




## **RAS-Only Refresh Cycle**




### **CAS**-Before-RAS Refresh Cycle




### Hidden Refresh Cycle




### Read Transfer Cycle (1)




#### Read Transfer Cycle (2)




#### **Pseudo Transfer Cycle**




#### Write Transfer Cycle



### Serial Read Cycle



### Serial Write Cycle



#### 131072-word × 8-bit Multiport CMOS Video RAM

The HM538123A is a 1-Mbit multiport video RAM equipped with a 128-kword × 8-bit dynamic RAM and a 256-word × 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4word × 8-bit and the data of one row (256-word × 8-bit) respectively in one cycle of RAM. And the HM538123A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 128-word × 8-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

#### **Features**

Multiport organization

Asynchronous and simultaneous operation of RAM and SAM capability

RAM:  $128 \text{ kword} \times 8 \text{ bit and}$ SAM:  $256 \text{ word} \times 8 \text{ bit}$ 

· Access time

RAM: 60 ns/70 ns/80 ns/100 ns max SAM: 20 ns/22 ns/25 ns/25 ns max

Cycle time

RAM: 125 ns/135 ns/150 ns/180 ns min SAM: 25 ns/25 ns/30 ns/30 ns min

Low power

Active

RAM: 413 mW max SAM: 275 mW max

Standby 38.5 mW max


- High-speed page mode capability
- Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability

- Split transfer cycle capability
- · Block write mode capability
- Flash write mode capability
- 3 variations of refresh (8 ms/512 cycles)
   RAS-only refresh
   CAS-before-RAS refresh
   Hidden refresh
- TTL compatible

#### **Ordering Information**

Type No.	Access time	Package
HM538123AJ-6	60 ns	400-mil - 40-pin
HM538123AJ-7	70 ns	plastic SOJ - (CP-40D)
HM538123AJ-8	80 ns	(01 400)
HM538123AJ-10	100 ns	


### **Pin Arrangement**



### **Pin Description**

Pin name	Function
A0-A8	Address inputs
1/00-1/07	RAM port data inputs/outputs
SI/O0-SI/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/Output enable
SC	Serial clock
SE	SAM port enable
DSF	Special function input flag
QSF	Special function output flag
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

### **Block Diagram**



### **Pin Functions**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level.

Row address and signals as shown in table  $\hat{1}$  are input at the falling edge of  $\overline{RAS}$ . The input level of these signals determine the operation cycle of the HM538123A.

Table 1 Operation Cycles of the HM538123A

Input Level at the falling edge of RAS

					DCE at the falling	
CAS	DT/OE	WE	SE	DSF	DSF at the falling edge of CAS	Operation Mode
L	Х	Х	Х	Х		CBR refresh
Н	L	L	L	L	Х	Write transfer
H	L	L	Н	L	Х	Pseudo transfer
Н	L	L	Х	Н	Х	Split write transfer
Н	L	Н	X	L	Х	Read transfer
Н	L	Н	Х	Н	Х	Split read transfer
Н	Н	L	Х	L	L	Read/mask write
Н	Н	L	Х	L	Н	Mask block write
Н	Н	L	Х	Н	X	Flash write
Н	Н	Н	X	L	L	Read/write
Н	Н	Н	Х	L	H	Block write
Н	Н	Н	Х	Н	X	Color register read/write

Note: X; Don't care.

CAS (input pin): Column address and DSF signal are fetched into chip at the falling edge of CAS, which determines the operation mode of HM538123A. CAS controls output impedance of I/O in RAM.

**A0-A8 (input pins):** Row address (AX0-AX8) is determined by A0-A8 level at the falling edge of  $\overline{RAS}$ . Column address (AY0-AY7) is determined by A0-A7 level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM538123A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0-I/O7 (input/output pins): I/O pins function as mask data at the falling edge of  $\overline{RAS}$  (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In block write cycle, they function as address mask data at the falling edge of  $\overline{CAS}$ .

 $\overline{\text{DT}}/\overline{\text{OE}}$  (input pin):  $\overline{\text{DT}}/\overline{\text{OE}}$  pin functions as  $\overline{\text{DT}}$  (data transfer) pin at the falling edge of  $\overline{\text{RAS}}$  and as  $\overline{\text{OE}}$  (output enable) pin after that. When  $\overline{\text{DT}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , this cycle becomes a transfer cycle. When  $\overline{\text{DT}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

**SE** (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched

into the SAM data register in serial write cycle.  $\overline{SE}$  can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O0-SI/O7 (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

**DSF** (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of  $\overline{RAS}$  when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of  $\overline{CAS}$  when block write is executed.

**QSF** (output pin): QSF outputs data of address A7 in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing 255 address in SAM.

#### **Operation of HM538123A**

**RAM Read Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF low at the falling edge of  $\overline{RAS}$ , DSF low at the falling edge of  $\overline{CAS}$ )

Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM. Then, when  $\overline{WE}$  is high and  $\overline{DT}/\overline{OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and  $\overline{CBR}$  refresh cycle. Address access time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable highspeed page mode.

# RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

 $(\overline{DT}/\overline{OE} \text{ high}, \overline{CAS} \text{ high and DSF low at the falling edge of } \overline{RAS}, DSF low at the falling edge of } \overline{CAS})$ 

• Normal Mode Write Cycle ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

When  $\overline{CAS}$  and  $\overline{WE}$  are set low after driving  $\overline{RAS}$  low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written,  $\overline{WE}$  should be high at the falling edge of  $\overline{RAS}$  to distinguish normal mode from mask write mode.

If  $\overline{\text{WE}}$  is set low before the  $\overline{\text{CAS}}$  falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the  $\overline{\text{CAS}}$  falling edge.

If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. Data is input at the  $\overline{WE}$  falling. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

If  $\overline{\text{WE}}$  is set low after  $t_{\text{CWD}}$  (min) and  $t_{\text{AWD}}$  (min) after the  $\overline{\text{CAS}}$  falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving  $\overline{\text{OE}}$  high.

• Mask Write Mode ( $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ )

If  $\overline{\text{WE}}$  is set low at the falling edge of  $\overline{\text{RAS}}$ , the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of  $\overline{\text{RAS}}$ . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the  $\overline{\text{RAS}}$  cycle. So, in high-speed page mode, the mask data is retained during the page access.

High-Speed Page Mode Cycle ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time  $(t_{AA})$ ,  $\overline{RAS}$  to column address delay time  $(t_{RAD})$ , and access time from  $\overline{CAS}$  precharge  $(t_{ACP})$  are added. In one  $\overline{RAS}$  cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s).

Color Register Set/Read Cycle ( $\overline{CAS}$  high,  $\overline{DT/OE}$  high,  $\overline{WE}$  high and DSF high at the falling edge of  $\overline{RAS}$ )

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just as same as the usual write cycle except that DSF is set high at the falling edge of  $\overline{RAS}$ , and read, early write and delayed write cycle can be executed. In this cycle, HM538123A refreshs the row address fetched at the falling edge of  $\overline{RAS}$ .

Flash Write Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high,  $\overline{WE}$  low and DSF high at the falling edge of  $\overline{RAS}$ )

In a flash write cycle, a row of data (256-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When  $\overline{CAS}$  and  $\overline{DT/OE}$  is set high,  $\overline{WE}$  is low, and DSF is high

at the falling edge of RAS, this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.)




Figure 1 Use of Flash Write

**Block Write Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high and DSF low at the falling edge of  $\overline{RAS}$ , DSF high at the falling edge of  $\overline{CAS}$ )

In a block write cycle, 4 columns of data (4-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of  $\overline{\text{CAS}}$  determines the address to be cleared. (See figure 2.)

• Normal Mode Block Write Cycle ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ )

The data on 8 I/Os are all cleared when  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ .

• Mask Block Write Mode ( $\overline{\text{WE}}$  low at the falling edge of  $\overline{\text{RAS}}$ )

When WE is low at the falling edge of RAS, HM538123A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the RAS cycle. In page mode block write cycle, the mask data is retained during the page access.




Figure 2 Use of Block Write

#### **Transfer Operation**

The HM538123A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{CAS}$  high and  $\overline{DT}/\overline{OE}$  low at the falling edge of  $\overline{RAS}$ . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
  Read transfer cycle and split read transfer cycle: RAM to SAM
  Write transfer cycle and split write transfer cycle: SAM to RAM
- (2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle) Read transfer cycle: SI/O output Pseudo transfer cycle and write transfer cycle: SI/O input
- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

**Read Transfer Cycle** ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF low at the falling edge of  $\overline{RAS}$ . The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT}/\overline{OE}$ . After the rising edge of  $\overline{DT}/\overline{OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT}/\overline{OE}$  must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT}/\overline{OE}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT}/\overline{OE}$  rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.




Figure 3 Real Time Read Transfer

Pseudo Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  high and DSF low at the falling edge of  $\overline{RAS}$ )

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when  $\overline{CAS}$  is high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  high and DSF low at the falling edge of  $\overline{RAS}$ . Data should be input to SI/O later than  $t_{SID}$  (min) after  $\overline{RAS}$  becomes low to avoid data contention. SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. In this cycle, SAM access is inhibited during  $\overline{RAS}$  low, therefore, SC must not be risen.

Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low,  $\overline{SE}$  low and DSF low at the falling edge of  $\overline{RAS}$ )

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. SAM access is inhibited during  $\overline{RAS}$  low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8).

Split Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF high at the falling edge of  $\overline{RAS}$ )

To execute a continuous serial read by real time read transfer, HM538123A must satisfy SC and  $\overline{DT/OE}$  timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word x 8-bit each. Let us

suppose that data is read from upper data register DR1 (The row address AX8 is 0 and SAM address A7 is 1.). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A6, 128-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DRO, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A6 while data are read from data register DR1, 128-word x 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3 finally while row address AX8 is 1. In split read data transfer, the SAM start address A7 is automatically set in the data register which isn't used.

The data on SAM address A7, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  is low,  $\overline{WE}$  is high and DSF is high at the falling edge of  $\overline{RAS}$ . The cycle can be executed asyncronously with SC. However, HM538123A must be satisfied  $t_{STS}$  (min) timing specified between SC rising and  $\overline{RAS}$  falling. SAM start address must be accessed, satisfying  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings specified between  $\overline{RAS}$  or  $\overline{CAS}$  falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.




Figure 4 Block Diagram for Split Transfer




Figure 5 Limitation in Split Transfer

Split Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low and DSF high at the falling edge of  $\overline{RAS}$ )

A continuous serial write cannot be executed because accessing SAM is inhibited during RAS low in write transfer. Split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min),  $t_{\mbox{CST}}$  (min) and  $t_{\mbox{AST}}$  (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.

#### **SAM Port Operation**

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{\text{SE}}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If  $\overline{\text{SE}}$  is high, SI/O data isn't fetched into data register. Internal pointer is incremented

by the SC rising, so  $\overline{SE}$  high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1)  $\overline{RAS}$ -Only Refresh Cycle:  $\overline{RAS}$ -only refresh cycle is executed by activating only  $\overline{RAS}$  cycle with  $\overline{CAS}$  fixed to high after inputting the row address (=refresh address) from external circuits. To distinguish this cycle from data transfer cycle,  $\overline{DT}/\overline{OE}$  must be high at the falling edge of  $\overline{RAS}$ .
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

### **Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Terminal voltage*1	V _T	-1.0 to +7.0	V.,
Power supply voltage*1	V _{CC}	-0.5 to +7.0	٧
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C 8

Note: 1. Relative to V_{SS}.

### **Recommended DC Operating Conditions** (Ta = $0 \text{ to } +70^{\circ}\text{C}$ )

Item	Symbol	Min	Тур	Max	Unit
Supply voltage*1	V _{CC}	4.5	5.0	5.5	V
Input high voltage*1	V _{IH}	2.4		6.5	
Input low voltage*1	V _{IL}	-0.5* ²		0.8	V

Notes: 1. All voltages referenced to  $V_{SS}$  2. -3.0 V for pulse width  $\leq 10 \text{ ns}$ 

# DC Characteristics (Ta = 0 to +70°C, $V_{CC}$ = 5 V $\pm$ 10%, $V_{SS}$ = 0 V)

		<del>-</del> 6		<b>-7</b>		-8		-10		11 :-	Test Condit	tions
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	RAM port	SAM port
Operating current	l _{CC1}	<del></del> . ·	75		70		60		55		RAS, CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
	I _{CC7}	95 ⁴ 900500	125		120		100		95	mA	-t _{RC} = Min	SE = V _{IL} , SC cycling t _{SCC} = Min
Standby current	l _{CC2}		7		7		7		7	mA	RAS, CAS = V _{IH}	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I _{CC8}		50	,:: <del></del> ;	50	analis .	40		40	mA		SE = V _{IL} , SC cycling t _{SCC} = Min
RAS-only refresh current	lcc3		75		70		60		55		RAS cycling CAS = V _{IH} -t _{RC} = Min	$SC = V_{IL}, \overline{SE} = V_{IH}$
	l _{CC9}		125		120		100		95	mA	-:HC = 141111	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = Min$
Page mode current	I _{CC4}		80		80		70		65		CAS cycling RAS = V _{IL} -t _{PC} = Min	ISC = V _{IL} , <del>SE</del> = V _{IH}
	I _{CC10}		130		130		110		105	mA	-tbC = 141111	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = Min$
CAS-before- RAS refresh current	I _{CC5}		50	. —	45	-	40		35	mA	RAS cycling t _{RC} = Min	ISC = V _{IL} , <del>SE</del> = V _{IH}
Current	I _{CC11}		100		95		80		75	mA		$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = Min$
Data transfer current	I _{CC6}	_	80		75		65		60		RAS, CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
Carrent	I _{CC12}		130		125		105		100	mA	-t _{RC} = Min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = Min$
Input leakage current	ILI	-10	10	-10	10	-10	10	-10	10	μА		
Output leakage current	el _{LO}	-10	10	-10	10	-10	10	-10	10	μА		
Output high voltage	V _{OH}	2.4		2.4		2.4		2.4	_	٧	I _{OH} = -2 m/	A .
Output low voltage	V _{OL}		0.4		0.4		0.4		0.4	٧	I _{OL} = 4.2 m	A

Note: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once while  $\overline{RAS}$  is low and  $\overline{CAS}$  is high.

### Capacitance (Ta = 25°C, $V_{CC}$ = 5 V, f = 1 MHz, Bias: Clock, I/O = $V_{CC}$ , address = $V_{SS}$ )


Item	Symbol	Min	Тур	Max	Unit
Address	C _{I1}			5	pF
Clock	C _{I2}			5	pF
I/O, SI/O, QSF	C _{I/O}			7	pF

AC Characteristics (Ta = 0 to +70°C, 
$$V_{CC} = 5 \text{ V} \pm 10\%$$
,  $V_{SS} = 0 \text{ V})*1,*16$ 

#### **Test Conditions**

Input pulse levels: V_{SS} to 3.0 V Input rise and fall time: 5 ns Output load: See figures

Input timing reference levels: 0.8 V, 2.4 V Output timing reference levels: 0.8 V, 2.0 V



Note: 1. Including scope & jig

### **Common Parameter**

		-6		-7		-8		-10				
ltem	Symbol		May		 Max		 Max		 Max	linit	Note	
	-				·						моте	
Random read or write cycle time	^t RC	125		135		150		180		ns ———		
RAS precharge time	t _{RP}	55		55		60		70		ns		
RAS pulse width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	ns		
CAS pulse width	t _{CAS}	20		20		20	entropies.	25		ns		
Row address setup time	^t ASR	0		0		0		0		ns		
Row address hold time	t _{RAH}	10		10		10		10		ns		
Column address setup time	^t ASC	0		0		0		0		ns		
Column address hold time	tCAH	15		15	<del>-</del>	15		15		ns		
RAS to CAS delay time	t _{RCD}	20	40	20	50	20	60	20	75	ns	2	
RAS hold time referenced to CAS	^t RSH	20		20		20		25		ns		
CAS hold time referenced to RAS	^t CSH	60		70		80		100		ns		
CAS to RAS precharge time	t _{CRP}	10		10		10		10		ns		
Transition time (rise to fall)	t _T	3	50	3	50	3	50	3	50	ns	3	
Refresh period	t _{REF}		8		8		8		8	ms		
DT to RAS setup time	t _{DTS}	0		0	****	0		0		ns	-	
DT to RAS hold time	^t DTH	10		10		10		10		ns		
DSF to RAS setup time	t _{FSR}	0		0		0		0		ns		
DSF to RAS hold time	t _{RFH}	10		10		10		10		ns		
DSF to CAS setup time	t _{FSC}	0	-	0	-	0		0		ns		
DSF to CAS hold time	^t CFH	15		15		15		15		ns		
Data-in to CAS delay time	t _{DZC}	0		0		0		0		ns	4	
Data-in to OE delay time	t _{DZO}	0		0		0		0		ns	4	
Output buffer turn-off delay referenced to CAS	t _{OFF1}		20		20		20		20	ns	5	

### **Common Parameter (cont)**

HM53	3123A
------	-------

	-6	-7		-8		-10				
Item	Symbol Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Output buffer turn-off delay referenced to OE	t _{OFF2} —	20		20		20		20	ns	5

### Read Cycle (RAM), Page Mode Read Cycle

		-6		-7		-8		-10				
Item	Symbol	Mir	nMax	Min	Max	Min	Max	Min	Max	Unit	Note	
Access time from RAS	^t RAC		60		70		80		100	ns	6,7	
Access time from CAS	†CAC		20		20		20		25	ns	7, 8	
Access time from OE	toac		20		20		20		25	ns	7	
Address access time	t _{AA}		35		35		40		45	ns	7,9	
Read command setup time	t _{RCS}	0		0		0		0		ns		
Read command hold time	^t RCH	0		0		0		0		ns	10	
Read command hold time referenced to RAS	t _{RRH}	10	<u></u>	10		10		10		ns	10	
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	2	
Column address to RAS lead time	t _{RAL}	35		35		40		45		ns		
Column address to CAS lead time	t _{CAL}	35		35		40		45		ns		
Page mode cycle time	t _{PC}	45	***************************************	45		50		55		ns		
CAS precharge time	t _{CP}	10		10	<del></del>	10		10		ns		
Access time from CAS precharge	t _{ACP}		40		40	-	45		50	ns		
Page mode RAS pulse width	† _{RASP}	60	100000	70	100000	80	100000	100	100000	ns		

### Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

		-6		-7		-8	e e de la composition de la compositio	-10			
Item	Symbol	Mir	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Write command setup time	twcs	0		0		0		0		ns	11
Write command hold time	twcH	15	<del></del>	15	*****	15		15		ns	
Write command pulse width	t _{WP}	15		15		15		15	-	ns	
Write command to RAS lead time	t _{RWL}	20		20		20		20		ns	
Write command to CAS lead time	t _{CWL}	20		20	-	20		20	::	ns	
Data-in setup time	t _{DS}	0		0		0		0		ns	12
Data-in hold time	t _{DH}	15		15		15		15		ns	12
WE to RAS setup time	t _{WS}	0	· ·	0		0		0		ns	
WE to RAS hold time	t _{WH}	10	<u></u> .	10		10		10		ns	
Mask data to RAS setup time	t _{MS}	0	. —	0		0		0		ns	
Mask data to RAS hold time	t _{MH}	10		10		10		10		ns	
OE hold time referenced to WE	^t OEH	20		20		20		20		ns	
Page mode cycle time	t _{PC}	45	-	45		50		55		ns	
CAS precharge time	t _{CP}	10		10		10		10		ns	
CAS to data-in delay time	t _{CDD}	20		20	<del></del>	20	·	20		ns	13
Page mode RAS pulse width	tRASP	60	100000	70	100000	80	100000	100	100000	ns	

### Read-Modify-Write Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Read-modify-write cycle time	t _{RWC}	175		185	_	200		230		ns	
RAS pulse width (read-modify-write cycle)	^t RWS	110	10000	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	tCWD	45		45		45		50		ns	14
Column address to WE delay time	^t AWD	60		60		65		70		ns	14
OE to data-in delay time	tODD	20		20		20		20		ns	12
Access time from RAS	^t RAC		60		70		80		100	ns	6, 7
Access time from CAS	t _{CAC}		20		20		20		25	ns	7, 8
Access time from OE	tOAC		20		20		20		25	ns	7
Address access time	t _{AA}		35		35		40		45	ns	7, 9
RAS to column address delay time	t _{RAD}	15	25	15	35	15	40	15	55	ns	
Read command setup time	t _{RCS}	0		0		0		0		ns	
Write command to RAS lead time	t _{RWL}	20		20		20		20		ns	
Write command to CAS lead time	^t CWL	20		20	-	20		20	_	ns	
Write command pulse width	t _{WP}	15		15		15		15		ns	
Data-in setup time	t _{DS}	0		0		0		0		ns	12
Data-in hold time	t _{DH}	15	_	15		15		15		ns	12
OE hold time referenced to WE	t _{OEH}	20		20		20		20		ns	

### Refresh Cycle

#### HM538123A

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS setup time (CAS-before-RAS refresh)	^t CSR	10		10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	^t CHR	10		10		10		10		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		10		ns	

### Flash Write Cycle, Block Write Cycle

H	М	5	3	8.	123	Α
---	---	---	---	----	-----	---

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CAS to data-in delay time	^t CDD	20		20		20		20		ns	13
OE to data-in delay time	t _{ODD}	20		20	_	20		20		ns	13

### Read Transfer Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
DT hold time referenced to RAS	^t RDH	50	10000	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	^t CDH	20		20		20		25		ns	
DT hold time referenced to column address	^t ADH	25		25	and the same of th	30		30		ns	
DT precharge time	t _{DTP}	20		20		20		30		ns	
DT to RAS delay time	t _{DRD}	65		65		70		80		ns	
SC to RAS setup time	t _{SRS}	25		25		30		30		ns	
1st SC to RAS hold time	t _{SRH}	60		70		80		100		ns	
1st SC to CAS hold time	^t sch	25		25		25		25		ns	· · · · · · · · · · · · · · · · · · ·

### Read Transfer Cycle (cont)

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Mir	Max	Mir	Max	Unit	Note
1st SC to column address hold time	^t SAH	40	******	40		45		50		ns	
Last SC to DT delay time	t _{SDD}	5	Charge Can	5	-	5		5		ns	
1st SC to DT hold time	t _{SDH}	10		10		15		15		ns	
RAS to QSF delay time	t _{RQD}		65		70		75		85	ns	15
CAS to QSF delay time	tcQD		35		35		40		40	ns	15
DT to QSF delay time	t _{DQD}		35		35	_	35	-	35	ns	15
QSF hold time referenced to RAS	t _{RQH}	20	·	20		20		25		ns	
QSF hold time referenced to CAS	t _{CQH}	5		5		5		5		ns	
QSF hold time referenced to DT	t _{DQH}	5		5		5		5		ns	
Serial data-in to 1st SC delay time	tszs	0		0	<del></del>	0		0		ns	
Serial clock cycle time	tscc	25		25		30		30	-	ns	
SC pulse width	tsc	5		5		10		10		ns	
SC precharge time	t _{SCP}	10		10		10		10		ns	
SC access time	t _{SCA}		20	-	22		25		25	ns	15
Serial data-out hold time	^t soн	5		5		5	*******	5		ns	
Serial data-in setup time	tsis	0		0		0		0		ns	
Serial data-in hold time	tsiH	15		15		15		15		ns	
RAS to column address delay time	^t RAD	15	25	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	* <u>***</u>	35		40		45		ns	
RAS precharge to DT high hold time	^t DTHH	10		10		10	-	10	-	ns	

### Pseudo Transfer Cycle, Write Transfer Cycle

		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
SE setup time referenced to RAS	t _{ES}	0		0	-	0		0		ns	n Contribution (Contribution Contribution Contribution Contribution Contribution Contribution Contribution Con
SE hold time referenced to RAS	^t EH	10		10		10		10		ns	
SC setup time referenced to RAS	t _{SRS}	25		25		30	-	30		ns	
RAS to SC delay time	tSRD	20		20		25	. —	25		ns	
Serial output buffer turn-off time referenced to RAS	t _{SRZ}	10	40	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	t _{SID}	40		40		45		50		ns	
RAS to QSF delay time	t _{RQD}		65		70		75	_	85	ns	15
CAS to QSF delay time	^t CQD		35		35		40		40	ns	15
QSF hold time referenced to RAS	t _{RQH}	20		20		20		25		ns	
QSF hold time referenced to CAS	^t CQH	5		5	-	5		5		ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	t _{SC}	5		5		10		10		ns	
SC precharge time	t _{SCP}	10	_	10		10		10		ns	
SC access time	t _{SCA}		20		22		25		25	ns	15
SE access time	t _{SEA}		20		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		5		ns	
Serial write enable setup time	tsws	5		5		5		5		ns	
Serial data-in setup time	t _{SIS}	0		0		0		0		ns	
Serial data-in hold time	^t SIH	15		15	_	15		15		ns	

### Split Read Transfer Cycle, Split Write Transfer Cycle

		-6		-7		-8		-10	, olik		
Item	Symbol	Min	Max	Min	Max	Mir	Max	Min	Max	Unit	Note
Split transfer setup time	t _{STS}	20		20		20		25		ns	
Split transfer hold time referenced to RAS	t _{RST}	60		70		80		100		ns	and the second s
Split transfer hold time referenced to CAS	^t CST	20		20		20		25		ns	
Split transfer hold time referenced to column address	t _{AST}	35		35		40		45		ns	
SC to QSF delay time	tsQD		30	D-1-1-1-1	30		30		30	ns	15
QSF hold time referenced to SC	tsQH	5		5		5	-	5	Andrea .	ns	
Serial clock cycle time	tscc	25		25		30		30		ns	
SC pulse width	t _{SC}	5		5		10		10		ns	
SC precharge time	t _{SCP}	10		10		10	-	10		ns	
SC access time	t _{SCA}		20		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		5		ns	
Serial data-in setup time	tsis	0		0		0		0		ns	
Serial data-in hold time	tSIH	15		15		15		15		ns	
RAS to column address delay time	^t RAD	15	25	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	-	35		40		45		ns	

### Serial Read Cycle, Serial Write Cycle


		***********									
		-6		-7		-8		-10			
Item	Symbol	Min	Max	Min	Max	Mir	Max	Mir	Max	Unit	Note
Serial clock cycle time	tscc	25		25	_	30	20.50000	30		ns	
SC pulse width	t _{SC}	5		5		10		10		ns	
SC precharge width	tscp	10		10		10		10		ns	
Access time from SC	^t SCA		20		22		25		25	ns	15
Access time from SE	^t SEA		20		22		25		25	ns	15
Serial data-out hold time	^t soH	5	-	5		5		5		ns	
Serial output buffer turn-off time referenced to SE	t _{SEZ}	2000-200	20		20	Page 100 100 100 100 100 100 100 100 100 10	20		20	ns	5
Serial data-in setup time	tsis	0		0		0		0		ns	
Serial data-in hold time	tsıH	15		15		15		15		ns	
Serial write enable setup time	tsws	5		5		5		5	·	ns	
Serial write enable hold time	^t swH	15	-	15		15		15		ns	
Serial write disable setup time	tswis	5		5		5		5		ns	
Serial write disable hold time	tswih	15		15		15		15		ns	
			***************************************								

Notes:


- 1. AC measurements assume  $t_T = 5$  ns.
- 2. When  $t_{RCD} > t_{RCD}$  (max) or  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
- 3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition time  $t_T$  is measured between  $V_{IH}$  and  $V_{II}$ .
- 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
- 5. t_{OFF1} (max), t_{OFF2} (max) and t_{SEZ} (max) are defined as the time at which the output achieves the open circuit condition (V_{OH} 100 mV, V_{OI} + 100 mV).
- 6. Assume that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- 9. When  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max), access time is specified by  $t_{AA}$ .
- 10. If either t_{RCH} of t_{RRH} is satisfied, operation is guaranteed.
- 11. When  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of CAS or WE.
- 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t_{ODD} (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
- 16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.

### **Timing Waveforms**

#### Read Cycle




#### **Early Write Cycle**




WE is low.


#### **Delayed Write Cycle**




Read-Modify-Write Cycle




#### Page Mode Read Cycle



#### Page Mode Write Cycle (Early Write)




#### Page Mode Write Cycle (Delayed Write)




Note: 1. This cycle becomes a normal mode write cycle when WE is high and a mask write cycle when WE is low.


#### **RAS-Only Refresh Cycle**




### **CAS**-Before-**RAS** Refresh Cycle




#### Hidden Refresh Cycle




#### **Color Register Set Cycle (Early Write)**




#### **Color Register Set Cycle (Delayed Write)**




## Color Register Read Cycle



# Flash Write Cycle




## **Block Write Cycle**




Note: 1. This cycle becomes a normal mode write cycle when WE is high and a mask write cycle when WE is low.

## Page Mode Block Write Cycle




### Read Transfer Cycle (1)




- cycle and CAS falling edge of this cycle (QSF is switched by DT rising).
- 2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by RAS or CAS falling).


## Read Transfer Cycle (2)




## Pseudo Transfer Cycle



### Write Transfer Cycle




## Split Read Transfer Cycle




Note: 1. If the next transfer cycle after read transfer cycle is split read transfer cycle, one or more access to SC are required between read transfer cycle and split read transfer cycle.


## Split Write Transfer Cycle



## Serial Read Cycle



# Serial Write Cycle



262,144-word × 8-bit Multiport CMOS Video RAM

## **Description**

The HM538253 is a 2-Mbit multiport video RAM equipped with a 256-kword × 8-bit dynamic RAM and a 512-word × 8-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM538253 is upwardly compatible with the HM534253A/HM538123A except that the pseudo-write-transfer cycle is replaced with masked-write-transfer cycle, with the consent of JEDEC. Furthermore, several new features have been added to the HM538253 which do not conflict with the conventional features. The stopping column feature realizes allows greater flexibility for split SAM register lengths. Persistent mask is also installed according to the TMS34020 features.

### **Ordering Information**

Type No.	Access Time	Package
HM538253J-7	70 ns	400-mil, 40-pin
HM538253J-8	80 ns	plastic SOJ (CP-40D)
HM538253J-10	100 ns	
HM538253TT-7	70 ns	44-pin thin small
HM538253TT-8	80 ns	outline package (TTP-40DA)
HM538253TT-10	100 ns	
HM538253RR-7	70 ns	44-pin thin small
HM538253RR-8	80 ns	outline package (TTP-40DAR)
HM538253RR-10	100 ns	(

#### **Features**


- Multiport organization: RAM and SAM can operate asynchronously and simultaneously:
  - —RAM: 256 kword  $\times$  8 bit
  - SAM:  $512 \text{ word} \times 8 \text{ bit}$
- · Access time
  - --- RAM: 70 ns/80 ns/100 ns max
  - SAM: 22 ns/25 ns/25 ns max
- Cycle time
  - -RAM: 135 ns/150 ns/180 ns min
  - SAM: 25 ns/25 ns/30 ns min
- · Low power
  - Active RAM: 715 mW max

SAM: 468 mW max

- Standby 38.5 mW max
- · Masked-write-transfer cycle capability
- Stopping column feature capability
- · Persistent mask capability
- · High-speed page mode capability
- · Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability
- Split transfer cycle capability
- Block write mode capability
- Flash write mode capability
- Three types of refresh (8 ms/512 cycles)
  - RAS-only refresh
  - <del>CAS</del>-before-<del>RAS</del> refresh
  - Hidden refresh
- TTL compatible


Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

## Pin Arrangement




## **Pin Description**

Pin name	Function
A0-A8	Address inputs
I/O0-I/O7	RAM port data inputs/outputs
SI/O0-SI/O7	SAM port data inputs/outputs
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DT/OE	Data transfer/output enable
sc	Serial clock
SE	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
V _{CC}	Power supply
V _{SS}	Ground
NL	No lead



# **Block Diagram**



#### **Pin Functions**

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of these signals determines the operation cycle of the HM538253.

CAS (input pin): Column address and DSF1 signals are fetched into the chip at the falling edge of CAS, which determines the operation mode of the HM538253. CAS controls output impedance of I/O in RAM.

A0-A8 (input pins): Row address (AX0-AX8) is determined by A0-A8 level at the falling edge of  $\overline{RAS}$ . Column address (AY0-AY8) is determined by A0-A8 level at the falling edge of  $\overline{CAS}$ . In transfer cycles, row address is the address on the word line which transfers data with the SAM data register, and column address is the SAM start address after transfer.

 $\overline{\text{WE}}$ : The  $\overline{\text{WE}}$  pin has two functions at the falling edge of  $\overline{\text{RAS}}$  and after. When  $\overline{\text{WE}}$  is low at the falling edge of  $\overline{\text{RAS}}$ , the HM538253 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ( $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$  is don't care in read cycle.) When  $\overline{\text{WE}}$  is high at the falling edge of  $\overline{\text{RAS}}$ , a no mask write cycle is executed. After that,  $\overline{\text{WE}}$  switches to read/write cycles. In a transfer cycle, the direction of transfer is determined by  $\overline{\text{WE}}$  level at the falling edge of  $\overline{\text{RAS}}$ . When  $\overline{\text{WE}}$  is low, data is transferred from SAM to RAM (data is written into RAM), and when  $\overline{\text{WE}}$  is high, data is transferred from RAM to SAM (data is read from RAM).

I/O0–I/O7 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins is masked and internal data is retained. After that, they function as input/output pins as those of a standard DRAM. In block write

Table 1 Operation Cycles of the HM538253

Mnemonic	RAS					CAS		Address		I/On Input	
Code	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
CBRS	0	_	0	1	0		0	Stop	_	-	
CBRR	0	_	1	0	0	_	0	_	_	_	<del>-</del>
CBRN	0	-	1	1	0	_	0	-	-		
MWT	1	0	0	0	0	-	0	Row	TAP	WM	
MSWT	1	0	0	1	0		0	Row	TAP	WM	
RT	1	0	1	0	0		0	Row	TAP	-	
SRT	1	0	1	1	0	_	0	Row	TAP	-	
RWM	1	1	0	0	0	0	0	Row	Column	WM	Input data
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	_	Input Data
BW (No)	1	1	1	0	0	1	0	Row	Column	_	Column Mask
FWM	1	1	0	1	0	_	0	Row		WM	
LMR and Old Mask Se	1 t	1	1	1	0	0	0	(Row)	_		Mask Data
LCR	1	1	1	1	0	1	0	(Row)			Color
Option	0	0	0	0	0	_	0	Mode		Data	
Option	0	0	0	0	0	_	0	Mode		Data	_

cycle, the data functions as address mask data at the falling edges of  $\overline{CAS}$  and  $\overline{WE}$ .

 $\overline{DT}/\overline{OE}$  (input pin): The  $\overline{DT}/\overline{OE}$  pin functions as a  $\overline{DT}$  (data transfer) pin at the falling edge of  $\overline{RAS}$  and as an  $\overline{OE}$  (output enable) pin after that. When  $\overline{DT}$  is low at the falling edge of  $\overline{RAS}$ , this cycle becomes a transfer cycle. When  $\overline{DT}$  is high at the falling edge of  $\overline{RAS}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. SE can be used as a mask for serial write because the internal pointer is incremented at the rising edge of SC.

SI/O0-SI/O7 (input/output pins): SI/Os are SAM input/output pins. I/O direction is determined by the previous transfer cycle. If it was a read transfer cycle, SI/O outputs data. If it was a masked write transfer cycle or write transfer cycle, SI/O inputs data.

Table 1 Operation Cycles of the HM538253 (cont)

	100.00	<b>D</b>	Regist	er	No. of	
Mnemonic Code	Write Mask	Pers W.M.	WM	Color	No. of Bndry	Function
CBRS				·	Set	CBR refresh with stop register set
CBRR		Reset	Reset		Reset	CBR refresh with register reset
CBRN			***************************************			CBR refresh (no reset)
MWT	Yes	No Yes	Load/us Use	se —		Masked write transfer (new/old mask)
MSWT	Yes	No Yes	Load/us Use	se	Use	Masked split write transfer (new/old mask)
RT						Read transfer
SRT	<del></del>		-		Use	Split read transfer
RWM	Yes	No Yes	Load/u	se		Read/write (new/old mask)
BWM	Yes	No Yes	Load/us Use	se Use		Block write (new/old mask)
RW (no)	No	No				Read/write (no mask)
BW (no)	No	No		Use		Block write (no mask)
FWM	Yes	No Yes	Load/u: Use	se Use		Masked flash write (new/old mask)
LMR and Old Mask S	et	Set	Load			Load mask register and old mask set
LCR	-		-	Load		Load color resister set
Option						

Notes: 1. With CBRS, all SAM operations use stop register.

- 2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.
- 3. DSF2 is fixed low in all operation (for the addition of operation modes in future).

**DSF1** (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of  $\overline{RAS}$  when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

**DSF2** (input pin): DSF2 is also a special function data input flag pin. This pin is fixed to low level in all operations of the HM538253.

**QSF** (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM, and from high to low by accessing address 511 in SAM.

## **RAM Port Operation**

RAM Read Cycle ( $\overline{DT/OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ , DSF1 low at the falling edge of  $\overline{CAS}$ ): Row address is entered at the  $\overline{RAS}$  falling edge and column address at the  $\overline{CAS}$  falling edge to the device as in standard DRAM operation. Then, when  $\overline{WE}$  is high and  $\overline{DT/OE}$  is low while  $\overline{CAS}$  is low, the selected address data outputs through the I/O pin. At the falling edge of  $\overline{RAS}$ ,  $\overline{DT/OE}$  and  $\overline{CAS}$  become high to distinguish RAM read cycle from transfer cycle and  $\overline{CAS}$  to column address delay time ( $t_{AA}$ ) and  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ) specifications are added to enable highspeed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 are low at the falling edge of  $\overline{RAS}$ , and DSF1 is low at the falling edge of  $\overline{CAS}$ )

No Mask Write Cycle ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ ): When  $\overline{CAS}$  is set low and  $\overline{WE}$  is set low after  $\overline{RAS}$  low, a write cycle is executed. If  $\overline{WE}$  is set low before the  $\overline{CAS}$  falling edge, this cycle becomes an early write cycle and all I/O become in high impedance. If  $\overline{WE}$  is set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

Mask Write Mode ( $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ ): If  $\overline{WE}$  is set low at the falling edge of  $\overline{RAS}$ , two modes of mask write cycle are possible.

In new mask mode, mask data is loaded and used. Whether or not an I/O is written depends on I/O level at the falling edge of  $\overline{RAS}$ . The data is written in high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the  $\overline{RAS}$  cycle. So, in page mode cycles the mask data is retained during the page access.

If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins and the mask data stored in mask registers persistently are used. This operation is known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

**High-Speed Page Mode Cycle** ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ ): High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}),  $\overline{RAS}$  to column address delay time (t_{RAD}), and access time from  $\overline{CAS}$  precharge (t_{ACP}) are added. In one  $\overline{RAS}$  cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μs).

Color Register Set/Read Cycle ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT}}/\overline{\text{OE}}$  high,  $\overline{\text{WE}}$  high and DSF1 high at the falling edge of  $\overline{\text{RAS}}$ ): In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since color register set cycle is the same as the usual read and write cycle, so read, early write, and delayed write cycle can be executed. In this cycle, the HM538253 refreshes the row address fetched at the falling edge of  $\overline{\text{RAS}}$ .

Mask Register Set/Read Cycle (CAS high, DT/OE high, WE high, and DSF1 low at the falling edge of RAS): In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 8 bits of internal mask register are provided at each I/O. This mask register is composed of static circuits, so once it is set, it retains the data until reset. Since mask register set cycle is just the same as the usual read and write cycle, so read, early write, and delayed write cycle can be executed.

Flash Write Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  high,  $\overline{WE}$  low, and DSF1 high at the falling edge of  $\overline{RAS}$ ): In a flash write cycle, a row of data (512 word × 8 bit) is cleared to 0 or 1 at each I/O according to the data in the color register mentioned before. It is also necessary to mask I/O in this cycle. When  $\overline{CAS}$  and  $\overline{DT}/\overline{OE}$  is set high,  $\overline{WE}$  is low, and DSF1

is high at the falling edge of  $\overline{RAS}$ , this cycle starts. Then, the row address to clear is given to row address. Mask data is the same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.)

Block Write Cycle ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  high and DSF1 low at the falling edge of  $\overline{\text{RAS}}$ , DSF1 high at the falling edge of  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$ ): In a block write cycle, 4 columns of data (4 word × 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of  $\overline{\text{CAS}}$  determines the address to be cleared. (See figure 2.) Block write cycle is as the same as the usual write cycle, so early and delayed write, readmodify-write, and page mode write cycle can be executed.




Figure 1 Use of Flash Write

No Mask Mode Block Write Cycle ( $\overline{WE}$  high at the falling edge of  $\overline{RAS}$ ): The data on 8 I/Os are all cleared when  $\overline{WE}$  is high at the falling edge of  $\overline{RAS}$ .

Mask Block Write Cycle ( $\overline{WE}$  low at the falling edge of  $\overline{RAS}$ ): When  $\overline{WE}$  is low at the falling edge of  $\overline{RAS}$ , the HM538253 starts mask block write cycle to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle.




Figure 2 Use of Block Write

## **Transfer Operation**

The HM538253 provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

- Transfer data between row address and SAM data register
  - Read transfer cycle and split read transfer cycle: RAM to SAM
  - Masked write transfer cycle and masked split write transfer cycle: SAM to RAM
- Determine SI/O state
  - Read transfer cycle: SI/O output
  - Masked write transfer cycle: SI/O input
- Determine first SAM address to access after transferring at column address (SAM start address).
  - SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.
- Use the stopping columns (boundaries) in the serial shift register. If the stopping columns have been set, split transfer cycles use the stopping columns, but any boundaries cannot be set as the start address.

• Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ )

This cycle becomes read transfer cycle by driving  $\overline{DT/OE}$  low,  $\overline{WE}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ . The row address data (512 × 8 bits) determined by this cycle is transferred to SAM data register synchronously at the rising edge of  $\overline{DT/OE}$ . After the rising edge of  $\overline{DT/OE}$ , the new address data outputs from SAM start address determined by column address. In read transfer cycle,  $\overline{DT/OE}$  must rise to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT}/\overline{OE}$  rising edge and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT}/\overline{OE}$  rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before  $t_{SZS}$  (min) of the first SAM access to avoid data contention.




Figure 3 Real Time Read Transfer

Masked Write Transfer cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  low, and DSF1 low at the falling edge of  $\overline{RAS}$ ): Masked write transfer cycle can transfer only selected I/O data in a row of data input by serial write cycle to RAM. Whether I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of  $\overline{RAS}$ . This mask transfer operation is the same as a mask write operation in RAM cycles, so the persistent mode can be supported.

The row address of data transferred into RAM is determined by the address at the falling edge of  $\overline{RAS}$ . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. SAM access is inhibited during  $\overline{RAS}$  low. In this period, SC must not be risen.

Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8)

Split Read Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WE}$  high and DSF1 high at the falling edge of  $\overline{RAS}$ ): To execute a continuous serial read by real-time read transfer, the HM538253 must satisfy SC and  $\overline{DT}/\overline{OE}$  timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

The HM538253 supports two types of split register operation. One is the normal split register operation to split the data register into two halves. Another is the boundary split register operation using stopping columns described later.

Figure 4 shows the block diagram for the normal split register operation. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word × 8-bit each. Suppose that data is read from upper data register DR1. (The row address AX8 is 0 and SAM address A8 is 1.) When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A7, 256-word × 8-bit data is transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data is read from data register




Figure 4 Split Transfer Block Diagram

DR1, data read begins from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data is read from data register DR0, data read begins from SAM start address 0 of DR1 after data is read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A7 while data is read from data register DR1, 256-word × 8bit data is transferred to data register DR2. After data is read from data register DR1, data read begins from the SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data read begins from SAM start address 0 of data register DR1 after data is read from data register DR2. In split read data transfer, the SAM start address A8 is automatically set in the data register, which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF. QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.

Split read transfer cycle is set when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  is low,  $\overline{WE}$  is high and DSF1 is high at the falling edge of  $\overline{RAS}$ . The cycle can be executed asyncronously with SC. However, HM538253 must be satisfied  $t_{STS}$  (min) timing specified

between SC rising (boundary address) and  $\overline{RAS}$  falling. In split transfer cycle, the HM538253 must satisfy  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings specified between  $\overline{RAS}$  or  $\overline{CAS}$  falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle.

Masked Split Write Transfer Cycle (CAS high, DT/OE low, WE low and DSF1 high at the falling edge of RAS): A continuous serial write cannot be executed because accessing SAM is inhibited during RAS low in write transfer. Masked split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, in this split write transfer cycle, the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the




Figure 5 Split Transfer Limitation

split read transfer cycle. In this cycle, the boundary split register operation using stopping columns is possible as with split read transfer cycle.

Stopping Column in Split Transfer Cycle: The HM538253 has the boundary split register operation using stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B7.)

First a read data transfer cycle is executed, and SAM start addresses A0 to A8 are set. The RAM data is transferred to the lower SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data is transferred to the upper SAM. When the serial read arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the second split read transfer cycle is executed, and another start address

**Table 2 Stopping Column Boundary Table** 

	Stop Address								
Boundary code	Column size	A2	A3	A4	<b>A</b> 5	<b>A</b> 6	A7		
B2	4	0	*	*	*	*	*		
B3	8	1	0	*	*	*	*		
B4	16	1	1	0	*	*	*		
B5	32	1	1	1	0	.*	*		
B6	64	1	1	1	1	0	*		
B7	128	1	1	1.	1 ,	1	0		
B8	256	1	1	1	1	1	1		

Notes: 1. A0, A1, and A8: don't care

2. *: don't care




Figure 6 Example of Boundary Split Register

(Y3) is set. The RAM data is transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM.

Stopping Column Set Cycle (CBRS): Start a stopping column set cycle by driving  $\overline{CAS}$  low,  $\overline{WE}$  low, and DSF1 high at the falling edge of  $\overline{RAS}$ . Stopping column data (boundaries) are latched from address inputs on the falling edge of  $\overline{RAS}$ . To determine the boundary, A2 to A7 can be used, and A0, A1, and A8 are don't care. In the HM538253, 7 types of boundary (B2 to B8) can be set including the default case. (See stopping column boundary table.) If A2 to A6 are set low and A7 is set high, the boundaries (B7) are selected. Figure 6 shows the example. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

Register Reset Cycle (CBRR): Start a register reset cycle (CBRR) by driving  $\overline{CAS}$  low,  $\overline{WE}$  high, and DSF1 low at the falling edge of  $\overline{RAS}$ . A CBRR can reset the persistent mask operation and stopping column operation. When a CBRR is executed for stopping column operation reset, it need to satisfy  $t_{STS}$  (min) and  $t_{RST}$  (min) between  $\overline{RAS}$  falling and SC rising.

## **SAM Port Operation**

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is a read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{SE}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### Serial Write Cycle

If the previous data transfer cycle is a masked write transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into the data register at the SC rising edge like in the serial read cycle. If  $\overline{SE}$  is high,

SI/O data isn't fetched into data register. The internal pointer is incremented by the SC rising, so  $\overline{SE}$  high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh cycles to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) RAS-only refresh cycle, (2) CAS-before-RAS (CBRN, CBRS, and CBRR) refresh cycle, and (3) Hidden refresh cycle. The cycles which activate RAS, such as read/write cycles or transfer cycles, can also refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

 $\overline{RAS}$ -Only Refresh Cycle:  $\overline{RAS}$ -only refresh cycle is executed by activating only the  $\overline{RAS}$  cycle with  $\overline{CAS}$  fixed high after inputting the row address (refresh address) from external circuits. To distinguish this cycle from a data transfer cycle,  $\overline{DT}/\overline{OE}$  must be high at the falling edge of  $\overline{RAS}$ .

CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS and CBRR) are set by activating  $\overline{CAS}$  before  $\overline{RAS}$ . In this cycle, the refresh address need not be input through external circuits because it is input through an internal refresh counter. In this cycle, output is high impedance and power dissipation is low or because  $\overline{CAS}$  circuits are not operating.

**Hidden Refresh Cycle:** Hidden refresh cycle executes CBR refresh with the data output by reactivating  $\overline{RAS}$  when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### **SAM Refresh**

SAM parts (data register, shift resister and selector), organized as fully static circuitry, require no refresh.

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply voltage relative to V _{SS}	V _{CC}	-0.5 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

# **Recommended DC Operating Conditions** (Ta = $0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V _{CC}	4.5	5.0	5.5	V	1
Input high voltage	V _{IH}	2.4		6.5	V	1
Input low voltage	V _{IL}	-0.5 ^{*2}		0.8	V	1

Notes: 1. All voltage referenced to  $V_{SS}$  2 -3.0 V for pulse width  $\leq 10 \text{ ns}$ .

HM538253

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V)

		-7		-8		-10				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditi	ons
Operating current	l _{CC1}		120		105		90	mA	RAS, CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
	fcc7		190	_	160	<del>-</del> .	140	mA	t _{RC} = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Standby current	I _{CC2}		7		7		7	mA	RAS, CAS = V _{IH}	SC = V _{IL} , <del>SE</del> = V _{IH}
Current	I _{CC8}		85	_	70		70	mA	- <b>V</b> IH	SE = V _{IL} , SC cycling t _{SCC} = min
RAS-only refresh current	Іссз		120	_	105		90	mA	RAS cycling CAS = V _{IH}	SC = V _{IL} , <del>SE</del> = V _{IH}
	I _{CC9}		190		160	<u> </u>	140	mA	t _{RC} = min	
Page mode current	I _{CC4}		130		115	-	100	mA	CAS cycling RAS = V _{II}	SC = V _{IL} , <del>SE</del> = V _{IH}
current	I _{CC10}		200	_	170		150	mΑ	$t_{PC} = min$	$\overline{SE} = V_{1L}$ , SC cycling $t_{SCC} = min$
CAS-	I _{CC5}		95		85		70	mA		SC = V _{IL} , <del>SE</del> = V _{IH}
before-RAS refresh current	I _{CC11}		165		140		120	mA	t _{RC} = min	$\overline{SE} = V_{ L}$ , SC cycling $t_{SCC} = min$

**DC Characteristics** (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V) (cont)

		HM538253									
	Symbol	-7	-7		-8						
Parameter		Min	Max	Min	Max	Min	Max	Unit	Test conditi	ons	
Data	I _{CC6}		130	_	115		100	mA	RAS, CAS	SC = V _{IL} , <del>SE</del> = V _{IH}	
transfer current	I _{CC12}		200		170		150	mA	t _{RC} = min	SE = V _{IL} , SC cycling t _{SCC} = min	
Input leakage current	ILI	-10	10	10	10	-10	10	μА			
Output leakage current	I _{LO}	-10	10	-10	10	<b>–</b> 10	10	μА			
Output high voltage	V _{OH}	2.4	-	2.4		2.4		V	I _{OH} = -1 m/	1	
Output low voltage	V _{OL}		0.4		0.4		0.4	V	I _{OL} = 2.1 m/	4	

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once while RAS is low and CAS is high.

Capacitance (Ta = 25°C,  $V_{CC}$  = 5 V  $\pm$  10%, f = 1 MHz, Bias: Clock, I/O =  $V_{CC}$ , address =  $V_{SS}$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input capacitance (Address)	C _{I1}		5	pF	1
Input capacitance (Clocks)	C _{I2}		5	pF	1
Output capacitance (I/O, SI/O, QSF)	C _{I/O}		7	pF	1

Notes: 1. This parameter is sampled and not 100% tested.

# AC Characteristics (Ta = 0 to +70°C, $V_{CC}$ = 5 V $\pm$ 10%, $V_{SS}$ = 0 V) *1, *16

HM538253

#### **Test Conditions**

Input rise and fall times: 5 ns
Input pulse levels: V_{SS} to 3.0 V

Input timing reference levels: 0.8 V, 2.4 V
Output timing reference levels: 0.8 V, 2.0 V

Output load: RAM 1 TTL + CL (50 pF)
 SAM 1 TTL + CL (30 pF)
 (Including scope and jig)

### **Common Parameter**

		11111000200							
		-7		-8		-10		_	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	^t RC	135		150		180		ns	
RAS precharge time	t _{RP}	55		60		70		ns	
RAS pulse width	t _{RAS}	70	10000	80	10000	100	10000	ns	
CAS pulse width	t _{CAS}	20		20		25	· .	ns	
Row address setup time	tasr	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		ns	
Column address setup time	tasc	0		0		0	_	ns	
Column address hold time	t _{CAH}	15		15		15		ns	
RAS to CAS delay time	^t RCD	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	^t RSH	20		20		25		ns	
CAS hold time referenced to RAS	tcsH	70		80		100	***************************************	ns	
CAS to RAS precharge time	tCRP	10		10		10		ns	
Transition time (rise to fall)	tŢ	3	50	3	50	3	50	ns	3
Refresh period	t _{REF}		8		8		8	ms	
DT to RAS setup time	t _{DTS}	0		0		0	-	ns	
DT to RAS hold time	^t DTH	10	-	10		10		ns	
DSF1 to RAS setup time	t _{FSR}	0		0		0		ns	
DSF1 to RAS hold time	t _{RFH}	10		10		10	******	ns	
DSF1 to CAS setup time	t _{FSC}	0		0		0		ns	
DSF1 to CAS hold time	t _{CFH}	15		15		15	_	ns	
Data-in to CAS delay time	t _{DZC}	0		0		0		ns	4
Data-in to OE delay time	^t DZO	0		0		0		ns	4

# **Common Parameter (cont)**

	H	M	53	82	53
--	---	---	----	----	----

		-7 -8		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Output buffer turn-off delay referenced to CAS	^t OFF1		20		20		20	ns	5
Output buffer turn-off delay referenced to OE	t _{OFF2}		20		20		20	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

н	ħΛ	53	Ω	2	53
	BW	~~	•	-	-

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t _{RAC}		70		80		100	ns	6, 7
Access time from CAS	tCAC		20		20		25	ns	7, 8
Access time from OE	[†] OAC		20	-	20		25	ns	7
Address access time	t _{AA}		35		40		45	ns	7, 9
Read command setup time	t _{RCS}	0		0		0		ns	
Read command hold time	^t RCH	0		0	<del></del>	0		ns	10
Read command hold time referenced to RAS	t _{RRH}	10		10		10		ns	10
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t _{RAL}	35		40		45		ns	
Column address to CAS lead time	tCAL	35		40	<del></del>	45		ns	
Page mode cycle time	t _{PC}	45		50		55		ns	
CAS precharge time	t _{CP}	7		10		10		ns	
Access time from CAS precharge	t _{ACP}		40	-	45		50	ns	
Page mode RAS pulse width	t _{RASP}	70	100000	80	100000	100	100000	ns	

# Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

## HM538253

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	twcs	0		0		0		ns	11
Write command hold time	twch	15		15		15	***************************************	ns	
Write command pulse width	t _{WP}	15		15		15	********	ns	
Write command to RAS lead time	^t RWL	20	-	20		20		ns	
Write command to CAS lead time	^t CWL	20		20		20	<del></del> .	ns	
Data-in setup time	t _{DS}	0	Committee Commit	0		0	-	ns	12
Data-in hold time	t _{DH}	15		15	-	15		ns	12
WE to RAS setup time	tws	0	_	0		0		ns	
WE to RAS hold time	t _{WH}	10		10		10		ns	
Mask data to RAS setup time	t _{MS}	0		0		0		ns	
Mask data to RAS hold time	^t MH	10		10	. ——	10		ns	
OE hold time referenced to WE	^t OEH	20		20		20		ns	
Page mode cycle time	t _{PC}	45		50		55		ns	
CAS precharge time	t _{CP}	7		10		10		ns	
CAS to data-in delay time	tCDD	20		20		20		ns	13
Page mode RAS pulse width	tRASP	70	100000	80	100000	100	100000	ns	

# Read-Modify-Write Cycle

u	B. Al	<b>E</b> 0	00	53
п	M	3.5	OZ	3.5

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	tRWC	185		200	Economic Contraction of the Cont	230		ns	
RAS pulse width (read-modify-write cycle)	t _{RWS}	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	tcwD	45		45		50		ns	14
Column address to WE delay time	^t AWD	60		65		70		ns	14
OE to data-in delay time	todd	20		20		20		ns	12
Access time from RAS	tRAC		70	. —	80	-	100	ns	6, 7
Access time from CAS	t _{CAC}		20		20		25	ns	7, 8
Access time from OE	tOAC		20		20	_	25	ns	7
Address access time	t _{AA}		35		40		45	ns	7, 9
RAS to column address delay time	^t RAD	15	35	15	40	15	55	ns	
Read command setup time	tRCS	0	******	0		0		ns	
Write command to RAS lead time	^t RWL	20		20		20		ns	
Write command to CAS lead time	^t CWL	20		20	-	20	National Property of the Parket of the Parke	ns	
Write command pulse width	t _{WP}	15		15		15		ns	
Data-in setup time	t _{DS}	0		0		0		ns	12
Data-in hold time	t _{DH}	15		15		15		ns	12
OE hold time referenced to WE	^t OEH	20		20		20		ns	

# Refresh Cycle

### HM538253

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CAS-before-RAS refresh)	tcsr	10		10	PERMITTED IN	10	name of the same o	ns	
CAS hold time (CAS-before-RAS refresh)	^t CHR	10	Mark States	10	-	10		ns	
RAS precharge to CAS hold time	^t RPC	10		10	**************************************	10		ns	

# Flash Write Cycle, Block Write Cycle, and Register Read Cycle

		HM538253							
		-7		-8		-10		•	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to data-in delay time	t _{CDD}	20		20		20		ns	13
OE to data-in delay time	^t ODD	20		20		20		ns	13

## **CBR Refresh with Register Reset**

Parameter		HM5	38253						
	Symbol	-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	tsts	20		20		25		ns	
Split transfer hold time referenced to RAS	^t RST	70	*****	80		100		ns	

# **Read Transfer Cycle**

## HM538253

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DT hold time referenced to RAS	^t RDH	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	^t CDH	20	encourse.	20		25		ns	
DT hold time referenced to column address	tADH	25		30		30	-	ns	
DT precharge time	t _{DTP}	20		20		30		ns	
DT to RAS delay time	t _{DRD}	65	_	70		80		ns	
SC to RAS setup time	tsrs	25		30	-	30	*******	ns	
1st SC to RAS hold time	tSRH	70		80	-	100		ns	
1st SC to CAS hold time	^t sch	25		25		25		ns	
1st SC to column address hold time	^t SAH	40		45		50		ns	
Last SC to DT delay time	t _{SDD}	5		5		5		ns	
1st SC to DT hold time	t _{SDH}	10		15		15		ns	
DT to QSF delay time	tDQD		35		35	-	35	ns	7
QSF hold time referenced to DT	t _{DQH}	5		5	-	5	-	ns	
Serial data-in to 1st SC delay time	tszs	0		0		0		ns	
Serial clock cycle time	tscc	25		30		30	-	ns	
SC pulse width	tsc	5		10		10		ns	
SC precharge time	tSCP	10		10		10		ns	
SC access time	tSCA		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		ns	and and the control of the control o
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	^t SIH	15		15		15		ns	
RAS to column address delay time	^t RAD	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	***************************************	40		45		ns	-
RAS to QSF delay time	tRQD		70		75		85	ns	
CAS to QSF delay time	tcqp		35		35		35	ns	
QSF hold time referenced to RAS	tRQH	20		20	-	25	-	ns	
QSF hold time referenced to CAS	^t CQH	5		5		5		ns	2.00

# **Masked Write Transfer Cycle**

н	M	15.7	22	53

	-7		-8		-10			
Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
tsrs	25		30		30		ns	
t _{SRD}	20		25		25		ns	
^t SRZ	10	40	10	45	10	50	ns	
tsiD	40		45		50		ns	
tRQD		70	establish .	75		85	ns	7
tcQD		35		35		35	ns	7
^t RQH	20	-	20		25		ns	
^t CQH	5		5		5		ns	
tscc	25		30		30		ns	
t _{SC}	5		10		10		ns	
tSCP	10		10		10		ns	
t _{SCA}		22		25		25	ns	15
t _{SOH}	5		5		5		ns	
tsis	0		0		0		ns	
t _{SIH}	15		15		15		ns	
	tsrs tsrd tsrd tsrd tsrd tsrd tsrd tsrd	tsrs 25  tsrd 20  tsrd 10  tsrd 40  tsrd 40  trop —  trop —  trop 5  tsc 25  tsc 5  tsc 5	Symbol         Min         Max           tSRS         25         —           tSRD         20         —           tSRZ         10         40           tSID         40         —           tRQD         —         70           tCQD         —         35           tRQH         20         —           tSCQ         25         —           tSC         5         —           tSCP         10         —           tSCA         —         22           tSIS         0         —	Symbol         Min         Max         Min           tSRS         25         —         30           tSRD         20         —         25           tSRZ         10         40         10           tSID         40         —         45           tRQD         —         70         —           tCQD         —         35         —           tRQH         20         —         20           tCQH         5         —         5           tSC         25         —         30           tSC         5         —         10           tSCA         —         22         —           tSOH         5         —         5           tSIS         0         —         0	Symbol         Min         Max         Min         Max           tSRS         25         —         30         —           tSRD         20         —         25         —           tSRZ         10         40         10         45           tSID         40         —         45         —           tRQD         —         70         —         75           tCQD         —         35         —         35           tRQH         20         —         20         —           tSCH         5         —         5         —           tSC         5         —         10         —           tSCH         10         —         10         —           tSCA         —         22         —         25           tSIS         0         —         0         —	Symbol         Min         Max         Min         Max         Min           tSRS         25         —         30         —         30           tSRD         20         —         25         —         25           tSRZ         10         40         10         45         10           tSID         40         —         45         —         50           tRQD         —         70         —         75         —           tCQD         —         35         —         35         —           tRQH         20         —         20         —         25           tCQH         5         —         5         —         5           tSCC         25         —         30         —         30           tSC         5         —         10         —         10           tSCP         10         —         10         —         10           tSCA         —         22         —         25         —           tSIS         0         —         0         —         0	Symbol         Min         Max         Min         Max         Min         Max           tSRS         25         —         30         —         30         —           tSRD         20         —         25         —         25         —           tSRZ         10         40         10         45         10         50           tSID         40         —         45         —         50         —           tRQD         —         70         —         75         —         85           tCQD         —         35         —         35         —         35           tRQH         20         —         20         —         25         —           tSCH         5         —         5         —         5         —           tSC         5         —         10         —         10         —           tSCP         10         —         10         —         10         —           tSCA         —         22         —         25         —         25           tSCH         5         —         5         —         5         —	Symbol         Min         Max         Min         Max         Min         Max         Min         Max         Unit           tSRS         25         —         30         —         30         —         ns           tSRD         20         —         25         —         25         —         ns           tSRZ         10         40         10         45         10         50         ns           tSID         40         —         45         —         50         —         ns           tRQD         —         70         —         75         —         85         ns           tCQD         —         35         —         35         —         35         ns           tRQH         20         —         20         —         25         —         ns           tCQH         5         —         5         —         5         —         ns           tSCC         25         —         30         —         30         —         ns           tSC         5         —         10         —         10         —         ns           tSCP

# Split Read Transfer Cycle, Masked Split Write Transfer Cycle

HM5	38253						
-7		-8		-10		•	
Min	Max	Min	Max	Min	Max	Unit	ı

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	t _{STS}	20	_	20		25		ns	
Split transfer hold time referenced to RAS	t _{RST}	70		80		100		ns	
Split transfer hold time referenced to CAS	tcsT	20		20		25		ns	
Split transfer hold time referenced to column address	^t AST	35		40		45		ns	
SC to QSF delay time	t _{SQD}		30		30		30	ns	7
QSF hold time referenced to SC	^t SQH	5	· ·	5	:	5		ns	
Serial clock cycle time	tscc	25	_	30	<u></u>	30		ns	
SC pulse width	t _{SC}	5		10		10		ns	
SC precharge time	t _{SCP}	10	anchere .	10		10		ns	
SC access time	t _{SCA}	otomium	22		25		25	ns	15
Serial data-out hold time	^t soн	5	_	5		5		ns	
Serial data-in setup time	tsis	0	-	0		0		ns	
Serial data-in hold time	t _{SIH}	15		15		15		ns	-
RAS to column address delay time	^t RAD	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35	:	40		45		ns	

# Serial Read Cycle, Serial Write Cycle

### HM538253

Symbol	-7		-8		-10			
	Min	Max	Min	Max	Min	Max	Unit	Notes
tscc	25		30		30		ns	
tsc	5		10		10	_	ns	
tSCP	10	******	10		10		ns	
^t SCA		22	-	25		25	ns	15
t _{SEA}		22		25		25	ns	15
t _{SOH}	5		5		5		ns	
^t SHZ		20		20		20	ns	5,17
t _{SLZ}	0		0		0		ns	5,17
tsis	0		0		0		ns	
	tscc tsc tscp tsca tsea tsea tsoh tshz	Symbol         Min           tscc         25           tscp         10           tsca         —           tsea         —           tsoh         5           tshz         —	Symbol         Min         Max           tscc         25         —           tsc         5         —           tscP         10         —           tscA         —         22           tsEA         —         22           tsOH         5         —           tsHZ         —         20	Symbol         Min         Max         Min           tscc         25         —         30           tsc         5         —         10           tscp         10         —         10           tsca         —         22         —           tsea         —         22         —           tsoh         5         —         5           tshz         —         20         —           tslz         0         —         0	Symbol         Min         Max         Min         Max           tscc         25         —         30         —           tsc         5         —         10         —           tscp         10         —         10         —           tsca         —         22         —         25           tsea         —         22         —         25           tsoh         5         —         5         —           tshz         —         20         —         20	Symbol         Min         Max         Min         Max         Min           tSCC         25         —         30         —         30           tSC         5         —         10         —         10           tSCP         10         —         10         —         10           tSCA         —         22         —         25         —           tSEA         —         22         —         25         —           tSOH         5         —         5         —         5           tSHZ         —         20         —         20         —           tSLZ         0         —         0         —         0	Symbol         Min         Max         Min         Max         Min         Max           tSC         25         —         30         —         30         —           tSC         5         —         10         —         10         —           tSCP         10         —         10         —         10         —           tSCA         —         22         —         25         —         25           tSEA         —         22         —         25         —         25           tSOH         5         —         5         —         5         —           tSHZ         —         20         —         20         —         20	Symbol         Min         Max         Min         Max         Min         Max         Unit           tSCC         25         —         30         —         30         —         ns           tSC         5         —         10         —         10         —         ns           tSCP         10         —         10         —         ns         ns           tSCA         —         22         —         25         —         25         ns           tSEA         —         22         —         25         —         25         ns           tSOH         5         —         5         —         5         —         ns           tSHZ         0         —         0         —         0         —         ns

#### Serial Read Cycle, Serial Write Cycle (cont)


		HM538253							
		-7		-8	-8 -10			•	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Serial data-in hold time	t _{SIH}	15		15		15		ns	
Serial write enable setup time	tsws	0		0		0		ns	
Serial wrtie enable hold time	tswH	15	•	15		15		ns	1 Control of the Cont
Serial write disable setup time	tswis	0		0		0		ns	
Serial write disable hold time	tswih	15		15	-	15		ns	

Notes: 1. AC measurements assume  $t_T = 5$  ns.


- 2. When  $t_{RCD} > t_{RCD}$  (max) and  $t_{RAD} > t_{RAD}$  (max), access time is specified by  $t_{CAC}$  or  $t_{AA}$ .
- 3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition time  $t_T$  is measured between  $V_{IH}$  and  $V_{IL}$ .
- 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
- t_{OFF1} (max), t_{OFF2} (max), t_{SHZ} (max) and t_{SLZ} (min) are defined as the time at which the output acheives the open circuit condition (V_{OH} – 100 mV, V_{OL} + 100 mV). This parameter is sampled and not 100% tested.
- Assume that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 7. Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
- 8. When  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max), access time is specified by  $t_{CAC}$ .
- When t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max), access time is specified by t_{AA}.
- If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
- 11. When  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
- 12. These parameters are specified by the later falling edge of CAS or WE.
- 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because output buffer must be turned off by CAS or OE prior to applying data to the device when output buffer is on.
- 14. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. t_{ODD} (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
- 15. Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
- 16. After power-up, pause for 100 μs or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that 8 initialization cycle is CBRR for internal register reset.
- 17. When  $t_{SHZ}$  and  $t_{SLZ}$  are measured in the same  $V_{CC}$  and Ta condition and tr and tf of  $\overline{SE}$  are less than 5 ns,  $t_{SHZ} < t_{SLZ} + 5$  ns.

# **Timing Waveforms**

# Read Cycle



## Page Mode Read Cycle



### Write Cycle

Table 3 below applies to early write, delayed write, page mode write, and read-modify write.

Table 3 Write Cycle State

		RAS	CAS	RAS	RAS	CAS
		DSF1	DSF1	WE	I/O	1/0
Menu	Cycle	W1	W2	W3	W4	W5
RWM	Write mask (new/old) Write DQs to I/Os	0	0	0	Write mask*1	Valid data
BWM	Write mask (new/old) Block write	0	1	0	Write mask*2	Column mask*2
RW	Normal write (no mask)	0	0	1	Don't care*1	Valid data
BW	Block write (no mask)	0	1	1	Don't care*2	Column mask*2
LMR	Load write mask resister	1	0	1	Don't care	Write mask data*3
LCR	Load color resister	1	1	1	Don't care	Color data

Notes: 1.

WE	Mode	I/O data/ <del>RAS</del>
Low	New mask mode	Mask
	Persistent mask mode	Don't care (mask register used)
High	No mask	Don't care

I/O Mask data (In new mask mode)


Low: Mask High: Non mask

In persistent mask mode, I/O don't care 2. Reference Figure 2 use of block write.


3. I/O write mask data

Low: Mask High: Non mask


### **Early Write Cycle**




# **Delayed Write Cycle**




#### Page Mode Write Cycle (Early Write)




#### Page Mode Write Cycle (Delayed Write)




### Read-Modify-Write Cycle




# RAS-Only Refresh Cycle




# **CAS-Before-RAS** Refresh Cycle (CBRN)




#### Hidden Refresh Cycle




# **CAS-Before-RAS** Set Cycle (CBRS)




# **CAS-Before-RAS** Reset Cycle (CBRR)




# Flash Write Cycle




#### Register Read Cycle (Mask data, Color data)




### Read Transfer Cycle 1




#### Read Transfer Cycle 2




#### **Masked Write Transfer Cycle**




### **Split Read Transfer Cycle**




# Masked Split Write Transfer Cycle



### Serial Read Cycle



# Serial Write Cycle



#### 131,072-word × 16-bit Multiport CMOS Video RAM

The HM5316123 is a 2-Mbit multiport video RAM equipped with a 128-kword × 16-bit dynamic RAM and a 256-word × 16-bit SAM (full-sized SAM). Its RAM and SAM operate independently and asynchronously. The HM5316123 is basically upward-compatible with the HM534253A/HM538123A. However, the pseudo-write-transfer cycle is replaced with masked-write-transfer cycle, which is approved by JEDEC.

Furthermore, several new features are added to the HM5316123 without conflict with the conventional features. The stopping column feature adds flexibility to the length of the split SAM register. The HM5316123 also has a persistent mask feature, according to the TMS34020. Byte-write-control is useful for connecting × 16 organization memory to 8-bit bus systems.

#### **Ordering Information**

Note:

Type No.	Access T	ime Package
HM5316123F-7	70 ns	64-pin plastic
HM5316123F-8	80 ns	shrink SOP (FP-64DS)
HM5316123F-10	100 ns	

#### **Features**


- · Multiport organization
  - Asynchronous and simultaneous operation of RAM and SAM capability

RAM:  $128 \text{ kword} \times 16 \text{ bit}$ SAM:  $256 \text{ word} \times 16 \text{ bit}$ 

- · Access time
  - -RAM: 70 ns/80 ns/100 ns max
  - SAM: 22 ns/25 ns/25 ns max
- Cycle time
  - RAM: 135 ns/150 ns/180 ns min
  - SAM: 25 ns/30 ns/30 ns min
- · Low power
  - Active RAM: 715 mW max SAM: 468 mW max
  - Standby 38.5 mW max
- Masked-write-transfer cycle capability
- Stopping column feature capability
- Persistent mask capability
- Byte write control capability: 2 WE control (2 CAS control)
- · High-speed page mode capability
- Mask write mode capability
- Bidirectional data transfer cycle between RAM and SAM capability
- · Split transfer cycle capability
- · Block write mode capability
- Flash write mode capability
- 3 veriations of refresh (8 ms/512 cycles)
  - RAS-only refresh
  - <del>CAS</del>-before-<del>RAS</del> refresh
  - Hidden refresh
- TTL compatible

The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.


#### **Pin Arrangement**



# **Pin Description**

Pin name	Function
A0-A8	Address inputs
I/O0-I/O15	RAM port data inputs/outputs
SI/O0-SI/O15	SAM port data inputs/outputs
RAS	Row address strobe
CAS (CASL, CASU)	Column address strobe
WEU, WEL (WE)	Write enable
DT/OE	Data transfer/output enable
SC	Serial clock
SE	SAM port enable
DSF1, DSF2	Special function input flag
QSF	Special function output flag
V _{CC}	Power supply
V _{SS}	Ground

# **Block Diagram**



#### **Pin Functions**

 $\overline{RAS}$  (input pin):  $\overline{RAS}$  is a basic RAM signal. It is active low and high in standby mode. Row address and signals as shown in table 1 are input at the falling edge of  $\overline{RAS}$ . The input level of these signals determine the operation cycle of the HM5316123.

CAS (input pin): Column address and DSF1 signals are fetched into the chip at the falling edge of CAS, which determines the operation mode of the HM5316123. CAS controls output impedance of I/O in RAM.

**A0–A8 (input pins):** Row address (AX0–AX8) is determined by A0–A8 level at the falling edge of  $\overline{RAS}$ . Column address (AY0–AY7) is determined by A0–A7 level at the falling edge of  $\overline{CAS}$ . In

transfer cycles, row address is the address on the word line that transfers data with SAM data register. Column address is the SAM start address after transfer.

WEU and WEL (input pins): WEU and WEL pins have two functions, at the falling edge of RAS and after. When either WEU or WEL is low at the falling edge of RAS, the HM5316123 goes into mask write mode. Depending on the I/O level at the time, write on each I/O can be masked. (WEU and WEL levels at the falling edge of RAS are don't care in read cycle.) When both WEU and WEL are high at the falling edge of RAS, a nomask write cycle is executed. After that, WEU and WEL switch read/write cycles. Both WEU and

**Table 1 Operation Cycles of the HM5316123** 

Mnemonic	RAS					CAS		Address		I/On Input	
Code	CAS	DT/OE	WE	DSF1	DSF2	DSF1	DSF2	RAS	CAS	RAS	CAS/WE
CBRS	0		0	1	0		0	Stop	_		
CBRR	0		1	0	0		0	_	_	-	
CBRN	0		1	1	0	_	0		_		_
MWT	1	0	0	0	0	_	0	Row	TAP	WM	_
MSWT	1	0	0	1	0	_	0	Row	TAP	WM	-
RT	1	0	1	0	0		0	Row	TAP	-	
SRT	1	0	1	1	0		0	Row	TAP	_	_
RWM	. 1	1	0	0	0	0	0	Row	Column	WM	Input data
BWM	1	1	0	0	0	1	0	Row	Column	WM	Column Mask
RW (No)	1	1	1	0	0	0	0	Row	Column	· —	Input Data
BW (No)	1	1	1	0	0	1	0	Row	Column	_	Column Mask
FWM	1	1	0	1	0		0	Row		WM	_
LMR and Old Mask Se	1 et	1	1	1	0	0	0	(Row)	_	-	Mask Data
LCR	1	1	1	1	0	1	0	(Row)	_	-	Color
Option	0	0	0	0	0	_	0	Mode		Data	

WEL must be held high in a read cycle. In a transfer cycle, the direction of transfer is determined by WEU and WEL levels at the falling edge of RAS. When either WEU or WEL is low, data is transferred from SAM to RAM (data is written into RAM). When both WEU and WEL are high, data is transferred from RAM to SAM (data is read from RAM).

I/O0-I/O15 (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In block write cycle, they function as address mask data at the falling edges of CAS, and WEU or WEL.

 $\overline{DT}/\overline{OE}$  (input pin):  $\overline{DT}/\overline{OE}$  functions as  $\overline{DT}$  (data transfer) at the falling edge of  $\overline{RAS}$  and as  $\overline{OE}$  (output enable) after that. When  $\overline{DT}$  is low at the falling edge of  $\overline{RAS}$ , this cycle becomes a transfer cycle. When  $\overline{DT}$  is high at the falling edge of  $\overline{RAS}$ , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

 $\overline{SE}$  (input pin):  $\overline{SE}$  activates SAM. When  $\overline{SE}$  is high, SI/O is in the high impedance state in serial read cycle. Data on SI/O is not fetched into the SAM data register in serial write cycle.  $\overline{SE}$  can be

Mnemonic	monic Write Pers Register No.of					
Code	Mask	W.M.	WM	Color	Bndry	Function
CBRS			-		Set	CBR refresh with stop resister set
CBRR		Reset	Reset	_	Reset	CBR refresh with register reset
CBRN	_			_	_	CBR refresh (no reset)
MWT	Yes	No Yes	Load/us Use	e –		Masked write transfer (new/old mask)
MSWT	Yes	No Yes	Load/us Use	e –	Use	Masked split write transfer (new/old mask)
RT	-		-	_	_	Read transfer
SRT	_			_	Use	Split read transfer
RWM	Yes	No Yes	Load/us Use	e –		Read/write (new/old mask)
BWM	Yes	No Yes	Load/us Use	e Use		Block write (new/old mask)
RW (No)	No	No		_	_	Read/write (no mask)
BW (No)	No	No		Use	-	Block write (no mask)
FWM	Yes	No Yes	Load/us Use	e Use	-	Masked flash write (new/old mask)
LMR and Old Mask S	et	Set	Load	-	<del></del>	Load mask register and old mask set
LCR	_		_	Load	-	Load color resister set
Option		_			_	_

Notes: 1. With CBRS, all SAM operations use stop register.

- 2. After LMR, RWM, BWM, FWM, MWT, and MSWT, use old mask which can be reset by CBRR.
- 3. DSF2 is fixed low in all operations (for the future addition of operation modes)

used as a mask for serial write because the internal pointer is incremented at the rising edge of SC.

SI/O0-SI/O15 (input/output pins): SI/Os are input/output pins of the SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a masked write transfer cycle or write transfer cycle, SI/O inputs data.

**DSF1** (input pin): DSF1 is a special function data input flag pin. It is set to high at the falling edge of  $\overline{RAS}$  when new functions such as color register and mask register read/write, split transfer, and flash write, are used.

**DSF2** (input pin): DSF2 is also a special function data input flag pin. This pin is fixed low in all operations of the HM5316123.

QSF (output pin): QSF outputs data of address A7 in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing 255 address in SAM.

#### **RAM Port Operation**

RAM Read Cycle (DT/OE high, CAS high and DSF1 low at the falling edge of RAS, DSF1 low at the falling edge of CAS): Row address is entered at the RAS falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when WEU or WEL is high and DT/OE is low while CAS is low, the selected address data outputs through I/O pin. At the falling edge of RAS, DT/OE and CAS become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and RAS to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ , DSF1 low at the falling edge of  $\overline{CAS}$ )

No-Mask Write Cycle (WEU and WEL high at the falling edge of RAS): When CAS is set low and either WEU or WEL is set low after RAS low, a write cycle is executed.

If either WEU or WEL is set low before the CAS falling edge, this cycle becomes an early write cycle and all I/O become in high impedance. All 16 data signals are latched on the falling edge of CAS. If only one of WEU and WEL is low when CAS falls, the write will affect only those corresponding 8 bits. If the other of WEU and WEL falls at the same time in the cycle, those 8 bits will then be written with the latched data.

If both  $\overline{WEU}$  and  $\overline{WEL}$  are set low after the  $\overline{CAS}$  falling edge, this cycle becomes a delayed write cycle and all 16 data bits are latched on the falling edge of  $\overline{WEU}$  or  $\overline{WEL}$ . Byte write occurs if only one of  $\overline{WEU}$  or  $\overline{WEL}$  falls during the cycle. I/O does not become high impedance in this cycle, so data should be entered with  $\overline{OE}$  in high.

Mask Write Mode (WEU or WEL low at the falling edge of RAS): If WEU or WEL is set low at the falling edge of RAS, two modes of mask write cycle are possible.

In new mask mode, mask data is loaded and used. Whether or not an I/O is written depends on the I/O level at the falling edge of  $\overline{RAS}$ . The data is written to high level I/Os, and the data is masked and retained in low level I/Os. This mask data is effective during the  $\overline{RAS}$  cycle. So in page mode cycles, the mask data is retained during the page access.

If a load mask register cycle (LMR) has been performed, the mask data is not loaded from I/O pins. The persistent mask data stored in the mask registers are used. This operation, known as persistent write mask, set by LMR cycle and reset by CBRR cycle.

High-Speed Page Mode Cycle ( $\overline{DT}/\overline{OE}$  high,  $\overline{CAS}$  high and DSF1 low at the falling edge of  $\overline{RAS}$ ): High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling  $\overline{CAS}$  while  $\overline{RAS}$  is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time ( $t_{AA}$ ),  $\overline{RAS}$  to column address delay time ( $t_{RAD}$ ), and access time from  $\overline{CAS}$  precharge ( $t_{ACP}$ ) are added. In one  $\overline{RAS}$  cycle, 256-word memory cells with the same row address can be accessed. It is necessary to specify access frequency within  $t_{RASP}$  max (100  $\mu$ s).

Color Register Set/Read Cycle (CAS high, DT/OE high, WEU and WEL high and DSF1 high at the falling edge of RAS): In a color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 16 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Since a color register set cycle is just as same as the usual read and write cycle, so read, early write and delayed write cycles can be executed. In this cycle, the HM5316123 refreshes the row address fetched at the falling edge of RAS.

Mask Register Set/Read Cycle (CAS high, DT/OE high, WEU and WEL high, and DSF1 low at the falling edge of RAS): In mask register set cycle, mask data is set to the internal mask register used in mask write cycle, block write cycle, flash write cycle, masked write transfer, and masked split write transfer. 16 bits of internal mask register

are provided at each I/O. This mask register is composed of static circuits, so once it is set, it retains the data until reset. Since the mask register set cycle is just as same as the usual read and write cycle, read, so early and delayed write cycles, and read cycles can be executed.

Flash Write Cycle ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT}/\text{OE}}$  high,  $\overline{\text{WEU}}$  or  $\overline{\text{WEL}}$  low, and DSF1 high at the falling edge of  $\overline{\text{RAS}}$ ): In a flash write cycle, a row of data (256 word × 16 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned previously. It is also necessary to mask I/O in this cycle. This cycle starts when  $\overline{\text{CAS}}$  and  $\overline{\text{DT/OE}}$  are set high,  $\overline{\text{WEU}}$  or  $\overline{\text{WEL}}$  is low, and DSF1 is high at the falling edge of  $\overline{\text{RAS}}$ . Then, the row address to be cleared is set for the row address. Mask data is as same as that of a RAM write cycle. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.)




Figure 1 Use of Flash Write

Block Write Cycle ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT/OE}}$  high and DSF1 low at the falling edge of  $\overline{\text{RAS}}$ , DSF1 high at the falling edge of  $\overline{\text{CAS}}$  and  $\overline{\text{WEU}}$ ,  $\overline{\text{WEL}}$ ): In a block write cycle, 4 columns of data (4 word × 16 bit) are cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of  $\overline{\text{CAS}}$  determines the address to be cleared. (See figure 2.) The block write cycle is the same as the usual write cycle, so early and delayed write, read-modify-write, and page mode write cycles can be executed.

No-Mask Mode Block Write Cycle ( $\overline{WEU}$  and  $\overline{WEL}$  high at the falling edge of  $\overline{RAS}$ ): The data on all 16 I/Os are cleared when  $\overline{WEU}$  and  $\overline{WEL}$  are high at the falling edge of  $\overline{RAS}$ .

Mask Block Write Cycle ( $\overline{WEU}$  or  $\overline{WEL}$  low at the falling edge of  $\overline{RAS}$ ): When either  $\overline{WEU}$  or  $\overline{WEL}$  is low at the falling edge of  $\overline{RAS}$ , the HM5316123 starts mask block write cycle to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle.




Figure 2 Use of Block Write

### **Transfer Operation**

The HM5316123 provides the read transfer cycle, split read transfer cycle, masked write transfer cycle and masked split write transfer cycle as data transfer cycles. These transfer cycles are set by driving  $\overline{\text{CAS}}$  high and  $\overline{\text{DT}}/\overline{\text{OE}}$  low at the falling edge of  $\overline{\text{RAS}}$ . They have following functions:

- Transfer data between row address and SAM data register
  - Read transfer cycle and split read transfer cycle: RAM to SAM
  - Masked write transfer cycle and masked split write transfer cycle: SAM to RAM
- Determine SI/O state
  - Read transfer cycle: SI/O output
  - Masked write transfer cycle: SI/O input
- Determine first SAM address to access after transferring at column address (SAM start address).
  - SAM start address must be determined by read transfer cycle or masked write transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and for each transfer cycle.
- Use the stopping columns (boundaries) in the serial shift register. If the stopping columns have

- been set, split transfer cycles use the stopping columns, but no boundaries can be set as the start address.
- Load/use mask data in masked write transfer cycle and masked split write transfer cycle.

Read Transfer Cycle ( $\overline{\text{CAS}}$  high,  $\overline{\text{DT}}/\overline{\text{OE}}$  low,  $\overline{\text{WEU}}$  and  $\overline{\text{WEL}}$  high and DSF1 low at the falling edge of  $\overline{\text{RAS}}$ ): Start read transfer cycle by driving  $\overline{\text{DT}}/\overline{\text{OE}}$  low,  $\overline{\text{WEU}}$  and  $\overline{\text{WEL}}$  high and DSF1 low at the falling edge of  $\overline{\text{RAS}}$ . The row address data (256  $\times$  16 bits) determined by this cycle is transferred to the SAM data register synchronously at the rising edge of  $\overline{\text{DT}}/\overline{\text{OE}}$ , the new address data outputs from the SAM start address determined by the column address. In a read transfer cycle,  $\overline{\text{DT}}/\overline{\text{OE}}$  must be high to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real-time read transfer). In this case, the timing  $t_{SDD}$  (min) specified between the last SAM access before transfer and  $\overline{DT/OE}$  rising edge, and  $t_{SDH}$  (min) specified between the first SAM access and  $\overline{DT/OE}$  rising edge must be satisfied. (See figure 3.)




Figure 3 Real-Time Read Transfer

When a read transfer cycle is executed, SI/O reaches output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.

Masked Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WEU}$  or  $\overline{WEL}$  low, and DSF1 low at the falling edge of  $\overline{RAS}$ ): Masked write transfer cycle can transfer only selected I/O data in a row of data input by a serial write cycle to RAM. Whether an I/O data is transferred or not depends on the corresponding I/O level (mask data) at the falling edge of  $\overline{RAS}$ . This mask transfer operation is the same as the mask write operation in RAM cycles, so the persistent mode is supported.

The row address of data transferred into RAM is determined by the address at the falling edge of RAS. The column address is specified as the first address for serial write after terminating this cycle.

In this cycle, SAM access becomes enabled after  $t_{SRD}$  (min) after  $\overline{RAS}$  becomes high. SAM access is inhibited during  $\overline{RAS}$  low. In this period, SC must not rise. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses in RAM by a write transfer cycle. However, the data write adddress

must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8)

Split Read Transfer Cycle (CAS high, DT/OE low, WEU and WEL high and DSF1 high at the falling edge of RAS): To execute a continuous serial read by real-time read transfer, the HM5316123 must satisfy SC and DT/OE timing. It requires an external circuit to detect the last SAM address. The split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation.

The HM5316123 supports two types of split register operation. One is the normal split register operation, which splits the data register into two halves. The other is the boundary split register operation using stopping columns described later.

Figure 4 shows the block diagram for the normal split register operation. The SAM data register (DR) consists of 2 split buffers, whose organizations are 128 words  $\times$  16 bits each. Suppose that data is read from upper data register DR1. (The row address AX8 is 0 and SAM address A7 is 1.) When a split read transfer is executed setting row address AX8 to 0 and SAM start addresses A0 to A6, 128-word  $\times$  16-bit data are




Figure 4 Split Transfer Block Diagram

transferred from RAM to the lower data register DR0 (SAM address A7 is 0) automatically. After data is read from data register DR1, data read begins from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data is being read from data register DR0, data start to be read from SAM start address 0 of DR1 after data is read from data register DR0.

If split read transfer is executed with row address AX8 set to 1 and SAM start addresses A0 to A6 while data are read from data register DR1, 128-word × 16-bit data are transferred to data register DR2. After data are read from data register DR1, data read begins from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data read begins from SAM start address 0 of data register DR1 after data are read from data register DR2. In split read data transfer, the SAM start address A7 is automatically set in the data register which isn't used.

The data on SAM address A7, which will be accessed next, is output to QSF. QSF is switched from low to high by accessing the last SAM address, 127, and from high to low by accessing address 255.

Split read transfer cycle is set when  $\overline{CAS}$  is high,  $\overline{DT/OE}$  is low,  $\overline{WEU}$  and  $\overline{WEL}$  is high and DSF1 is high at the falling edge of  $\overline{RAS}$ . The cycle can be executed asyncronously with SC. However, HM5316123 must satisfy  $t_{STS}$  (min) timing specified between SC rising (boundary address) and  $\overline{RAS}$  falling. In split transfer cycle, the HM5316123 must satisfy  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings specified between  $\overline{RAS}$  or  $\overline{CAS}$  falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is masked write transfer cycle or masked split write transfer cycle.

Masked Split Write Transfer Cycle ( $\overline{CAS}$  high,  $\overline{DT}/\overline{OE}$  low,  $\overline{WEU}$  or  $\overline{WEL}$  low and DSF1 high at the falling edge of  $\overline{RAS}$ ): A continuous serial write cannot be executed because accessing SAM is inhibited during  $\overline{RAS}$  low in write transfer. Masked split write transfer cycle makes it possible. In this cycle,  $t_{STS}$  (min),  $t_{RST}$  (min),  $t_{CST}$  (min) and  $t_{AST}$  (min) timings must be satisfied as in split read transfer cycle. It is impossible to switch SI/O to input state in this cycle. If SI/O is in output




Figure 5 Split Transfer Limitation

state, masked write transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, in this split write transfer cycle, the MSB of the row address (AX8) for write data must be the same as that of the read transfer cycle or the split read transfer cycle. In this cycle, the boundary split register operation using stopping columns is possible as split read transfer cycle.

Stopping Column in Split Transfer Cycle: The HM5316123 boundary split register operation uses stopping columns. If a CBRS cycle has been performed, split transfer cycle performs the boundary operation. Figure 6 shows an example of boundary split register. (Boundary code is B6.)

First, a read data transfer cycle is executed, and SAM start addresses A0 to A7 are set. The RAM data are transferred to the lower SAM, and SAM serial read starts from the start address (Y1) on the lower SAM. After that, a split read transfer cycle is executed, and the next start address (Y2) is set. The RAM data are transferred to the upper SAM. When the serial read data arrive at the first boundary after the split read transfer cycle, the next read jumps to the start address (Y2) on the upper SAM (jump 1) and continues. Then the

second split read transfer cycle is executed, and another start address (Y3) is set. The RAM data are transferred to the lower SAM. When the serial read arrive at the other boundary again, the next read jumps to the start address (Y3) on the lower SAM.

Stopping Column Set Cycle (CBRS): Start a stopping column set cycle by driving  $\overline{CAS}$  low,  $\overline{WEU}$  or  $\overline{WEL}$  low, DSF1 high at the falling edge of  $\overline{RAS}$ . Stopping column data (boundaries) are latched from address inputs on the falling edge of  $\overline{RAS}$ . Use A2 to A6 to determine the boundary. A0, A1, and A7 are don't care. In the HM5316123, six types of boundary (B2 to B7) can be set including the default case. (See table 1.) If A2 to A5 are set to low and A6 is set to high, the boundaries (B6) are selected. Figure 6 shows the example. Once a CBRS is executed, the stopping column operation mode continues until CBRR.

Register Reset Cycle (CBRR): Start a register reset cycle (CBRR) by driving  $\overline{CAS}$  low,  $\overline{WEU}$  and  $\overline{WEL}$  high, and DSF1 low at the falling edge of  $\overline{RAS}$ . A CBRR can reset the persistent mask operation and stopping column operation. When a CBRR is executed for stopping column operation reset, it must safisfy  $t_{STS}$  (min) and  $t_{RST}$  (min) between  $\overline{RAS}$  falling and SC rising.




Figure 6 Boundary Split Register Example

**Table 1 Stopping Column Boundary Table** 

Boundary Code	Column	Stop A	Address				
	Size	A2	A3	A4	A5	A6	
B2	4	0	*	*	*	*	
B3	8	1	0	*	*	*	
B4	16	1	1	0	*	*	
B5	32	1	1	1	0	*	
B6	64	1	1	1	1	0	
B7	128	1	1	1	1	1	

Notes: 1. A0, A1, and A7: Don't care

2. *: Don't care

#### **SAM Port Operation**

#### Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is a read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When  $\overline{SE}$  is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising edge. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Serial Write Cycle

If the previous data transfer cycle is a masked write transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge as in the serial read cycle. If  $\overline{SE}$  is high, SI/O data isn't fetched into the data register. The internal pointer is incremented by the SC rising edge, so  $\overline{SE}$  high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

#### Refresh

#### **RAM Refresh**

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1)  $\overline{RAS}$ -only

refresh, (2)  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  (CBRN, CBRS, and CBRR) refresh, and (3) Hidden refresh. Besides these, cycles that activate  $\overline{\text{RAS}}$  such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

 $\overline{\text{RAS}}$ -Only Refresh Cycle:  $\overline{\text{RAS}}$ -only refresh cycle is executed by activating a  $\overline{\text{RAS}}$  cycle only with  $\overline{\text{CAS}}$  fixed high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle,  $\overline{\text{DT}}/\overline{\text{OE}}$  must be high at the falling edge of  $\overline{\text{RAS}}$ .

CBR Refresh Cycle: CBR refresh cycle (CBRN, CBRS, and CBRR) are set by activating  $\overline{CAS}$  before  $\overline{RAS}$ . In this cycle, the refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is high impedance and power dissipation is lowered because  $\overline{CAS}$  circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when  $\overline{DT}/\overline{OE}$  and  $\overline{CAS}$  keep low in normal RAM read cycles.

#### SAM Refresh

SAM parts (data register, shift resister and selector), are organized as fully static circuitry, require no refresh.

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply voltage relative to V _{SS}	V _{CC}	-0.5 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C

# **Recommended DC Operating Conditions** (Ta = $0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V _{CC}	4.5	5.0	5.5	V	1
Input high voltage	V _{IH}	2.4	**************************************	6.5	V	1
Input low voltage	V _{IL}	-0.5 (Note 2)		0.8	٧	1

Notes: 1. All voltages referenced to  $V_{SS}$  2. -3.0 V for pulse width  $\leq 10 \text{ ns}$ .

**DC Characteristics** (Ta = 0 to +70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V)

H	<b>M53</b>	161	23
	VI - J - J	10	

		-7		-8		-10				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditi	ons
Operating current	l _{CC1}		120		105		90	mA	RAS, CAS cycling	SC = V _{IL} , <del>SE</del> = V _{IH}
ourient	I _{CC7}	_	190	_	160	. —	140	mA	t _{RC} = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Standby current	I _{CC2}		7		7		7	mA	RAS, CAS = V _{IH}	SC = V _{IL} , <del>SE</del> = V _{IH}
Current	I _{CC8}	-	85		70		70	mA	- VIH	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
RAS-only refresh	l _{CC3}		120		105		90	mA	RAS cycling CAS = V _{IH}	SC = V _{IL} , <del>SE</del> = V _{IH}
current	lCC9		190		160		140	mA	t _{RC} = min	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Page mode current	I _{CC4}		130		115		100	mA	CAS cycling RAS = V _{II}	SC = V _{IL} , <del>SE</del> = V _{IH}
Current	I _{CC10}		200		170		150	mA	t _{PC} = min	$\overline{SE} = V_{1L}$ , SC cycling $t_{SCC} = min$
CAS- before-RAS	I _{CC5}		95	-	85	_	70	mA	RAS cycling t _{RC} = min	SC = V _{IL} , <del>SE</del> = V _{IH}
refresh current	I _{CC11}		165		140		120	mA	- tHC - 111111	$\overline{SE} = V_{IL}$ , SC cycling $t_{SCC} = min$
Data transfer	I _{CC6}		130		115		100	mA	RAS, CAS	SC = V _{IL} , <del>SE</del> = V _{IH}
current	I _{CC12}	***************************************	200		170		150	mA	t _{RC} = min	$\overline{SE} = V_{1L}$ , SC cycling $t_{SCC} = min$
Input leakage current	ILI	<b>–10</b>	10	<b>–10</b>	10	-10	10	μΑ		
Output leakage current	I _{LO}	-10	10	<b>–10</b>	10	-10	10	μΑ		
Output high voltage	V _{OH}	2.4		2.4		2.4		V	I _{OH} = -1 mA	
Output low voltage	V _{OL}		0.4	_	0.4		0.4	V	l _{OL} = 2.1 m/	4

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once while  $\overline{RAS}$  is low and  $\overline{CAS}$  is high.

# Capacitance (Ta = 25°C, $V_{CC}$ = 5 ±10%, f = 1 MHz, Bias: Clock, I/O = $V_{CC}$ , Address = $V_{SS}$ )

Parameter	Symbol	Тур	Max	Unit	Note
Input capacitance (Address)	C _{I1}		5	pF	1
Input capacitance (Clocks)	C _{I2}		5	pF	1
Output capacitance (I/O, SI/O, QSF)	C _{I/O}		7	pF	1

Notes: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V) *1, *16

#### **Test Conditions**

Input rise and fall times: 5 ns
Input pulse levels: V_{SS} to 3.0 V

Input timing reference levels: 0.8 V, 2.4 V
Output timing reference levels: 0.8 V, 2.0 V

• Output load:

--- RAM: 1 TTL + C_L (50 pF) --- SAM: 1 TTL + C_L (30 pF) (Including scope and jig)

#### Common ParameterHM5316123

#### HM5316123

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	135		150		180		ns	
RAS precharge time	t _{RP}	55		60		70		ns	
RAS pulse width	t _{RAS}	70	10000	80	10000	100	10000	ns	Commence of the State of the St
CAS pulse width	t _{CAS}	20		20		25		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		10		ns	
Column address setup time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		15		ns	
RAS to CAS delay time	t _{RCD}	20	50	20	60	20	75	ns	2
RAS hold time referenced to CAS	^t RSH	20		20		25		ns	
CAS hold time referenced to RAS	t _{CSH}	70		80		100		ns	
CAS to RAS precharge time	tCRP	10		10		10	-	ns	
Transition time (rise to fall)	t _T	3	50	3	50	3	50	ns	3
Refresh period	t _{REF}		8		8		8	ms	
DT to RAS setup time	t _{DTS}	0	danis da esta de principios	0		0		ns	
DT to RAS hold time	^t DTH	10		10		10		ns	

		HM5	31612	3					
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DSF1to RAS setup time	t _{FSR}	0		0		0		ns	

# **Common Parameters (cont)**

		HM5	31612	3					
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DSF1 to RAS setup time	t _{FSR}	0		0		0		ns	
DSF1 to RAS hold time	t _{RFH}	. 10		10		10		ns	
DSF1 to CAS setup time	t _{FSC}	0		0	Sales and Sales	0		ns	
DSF1 to CAS hold time	t _{CFH}	15		15		15	_	ns	
Data-in to CAS delay time	^t DZC	0		0		0		ns	4
Data-in to OE delay time	t _{DZO}	0		0	-	0		ns	4
Output buffer turn-off delay referenced to CAS	t _{OFF1}	-	20		20		20	ns	5
Output buffer turn-off delay referenced to OE	t _{OFF2}		20		20		20	ns	5

# Read Cycle (RAM), Page Mode Read Cycle

		HM5	316123						
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	^t RAC		70		80		100	ns	6, 7
Access time from CAS	tCAC		20		20		25	ns	7, 8
Access time from OE	tOAC		20		20		25	ns	7
Address access time	t _{AA}		35		40		45	ns	7, 9
Read command setup time	t _{RCS}	0		0		0		ns	
Read command hold time	^t RCH	0		0		0		ns	10
Read command hold time referenced to RAS	t _{RRH}	10		10	_	10		ns	10
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	2
Column address to RAS lead time	t _{RAL}	35		40		45		ns	
Column address to CAS lead time	^t CAL	35		40		45		ns	
Page mode cycle time	t _{PC}	45		50		55		ns	
CAS precharge time	t _{CP}	7		10		10		ns	
Access time from CAS precharge	t _{ACP}		40		45		50	ns	
Page mode RAS pulse width	t _{RASP}	70	10000	0 80	100000	100	100000	) ns	
CONTRACTOR OF THE PARTY OF THE PROPERTY OF THE PARTY OF T	NAME OF TAXABLE PARTY.	THE RESERVE OF THE PERSON NAMED IN	NAME OF TAXABLE PARTY.		MAN CONTRACTOR				

# Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

#### HM5316123

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	twcs	0		0	*******	0	-	ns	11
Write command hold time	twch	15		15	CONTRACTOR OF THE PARTY OF THE	15		ns	<del></del>
Write command pulse width	t _{WP}	15		15		15		ns	
Write command to RAS lead time	^t RWL	20		20		20	-	ns	
Write command to CAS lead time	^t CWL	20		20		20		ns	making to program to be a construction of the
Data-in setup time	t _{DS}	0		0		0	****	ns	12
Data-in hold time	^t DH	15		15		15		ns	12
WE to RAS setup time	t _{WS}	0		0		0		ns	
WE to RAS hold time	t _{WH}	10		10		10		ns	
Mask data to RAS setup time	^t MS	0		0		0	The second secon	ns	***************************************
Mask data to RAS hold time	t _{MH}	10		10		10		ns	
OE hold time referenced to WE	^t OEH	20		20		20		ns	
Page mode cycle time	t _{PC}	45		50		55	<del></del>	ns	
CAS precharge time	t _{CP}	7		10		10		ns	
CAS to data-in delay time	^t CDD	20	-	20		20		ns	13
Page mode RAS pulse width	tRASP	70	100000	80	100000	100	100000	ns	
		~~~~							

Read-Modify-Write Cycle

Н	M	53	16	1	23
	IVI	Ju			

•		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	tRWC	185		200		230		ns	
RAS pulse width (read-modify-write cycle)	t _{RWS}	120	10000	130	10000	150	10000	ns	
CAS to WE delay time	[†] CWD	45		45		50		ns	14
Column address to WE delay time	t _{AWD}	60		65		70		ns	14
OE to data-in delay time	todd	20		20		20		ns	12
Access time from RAS	^t RAC		70		80		100	ns	6, 7
Access time from CAS	t _{CAC}		20		20		25	ns	7, 8
Access time from OE	^t OAC		20		20		25	ns	7
Address access time	t _{AA}		35		40		45	ns	7, 9
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Read command setup time	t _{RCS}	0		0		0		ns	
Write command to RAS lead time	t _{RWL}	20		20		20		ns	
Write command to CAS lead time	^t CWL	20		20		20		ns	
Write command pulse width	t _{WP}	15		15		15		ns	
Data-in setup time	t _{DS}	0		0		0		ns	12
Data-in hold time	^t DH	15		15		15	-	ns	12
OE hold time referenced to WE	^t OEH	20		20		20		ns	

Refresh Cycle

HM5316123

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CAS-before-RAS refresh)	tcsr	10	_	10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10	********	10		10		ns	
RAS precharge to CAS hold time	t _{RPC}	10		10		10		ns	

Flash Write Cycle, Block Write Cycle, and Register Read Cycle

HM5316123

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to data-in delay time	^t CDD	20		20		20		ns	13
OE to data-in delay time	todd	20		20		20		ns	13

CBR Refresh with Register Reset

	122

				_					
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	t _{STS}	20	-	20	-	25		ns	·
Split transfer hold time referenced to RAS	^t RST	70		80		100	***	ns	

Read Transfer Cycle

HM5316123

		-7		-8		-10	A POPULATION AND A POPU		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
DT hold time referenced to RAS	t _{RDH}	60	10000	65	10000	80	10000	ns	
DT hold time referenced to CAS	^t CDH	20		20		25		ns	, con a management of the second of the seco
DT hold time referenced to column address	^t ADH	25		30	-	30	-	ns	
DT precharge time	t _{DTP}	20		20		30		ns	
DT to RAS delay time	t _{DRD}	65		70		80		ns	
SC to RAS setup time	tSRS	25		30		30		ns	
1st SC to RAS hold time	^t SRH	70		80		100		ns	
1st SC to CAS hold time	^t scн	25		25		25		ns	
1st SC to column address hold time	^t SAH	40		45		50		ns	
Last SC to DT delay time	^t SDD	5		5		5		ns	graven og den formen by men en
1st SC to DT hold time	^t SDH	10		15	-	15		ns	
DT to QSF delay time	t _{DQD}		35		35		35	ns	7
QSF hold time referenced to DT	^t DQH	5		5		5		ns	
Serial data-in to 1st SC delay time	t _{SZS}	0	-	0		0		ns	
Serial clock cycle time	tscc	25		30		30		ns	
SC pulse width	tsc	5		10		10	-	ns	
SC precharge time	tSCP	10		10		10		ns	
SC access time	t _{SCA}		22		25	-	25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5	44-44	ns	
Serial data-in setup time	t _{SIS}	0		0		0		ns	
Serial data-in hold time	^t sıн	15		15		15		ns	
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35		40		45		ns	
RAS to QSF delay time	^t RQD		70		75		85	ns	
CAS to QSF delay time	tCQD		35		35		35	ns	**************************************
QSF hold time referenced toRAS	^t RQH	20		20		25	Editorium	ns	carraticosis e caranforar veg electric
QSF hold time referenced to CAS	t _{CQH}	5		5	*******	5		ns	
		THE RESERVE OF THE PERSON NAMED IN				The state of the s			

Masked Write Transfer Cycle

LIB	453	464	77
	VI.7.7	101	7.3

		-7		-8	-8				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
SC setup time referenced to RAS	t _{SRS}	25		30		30		ns	
RAS to SC delay time	t _{SRD}	20		25		25		ns	
Serial output buffer turn-off time referenced to RAS	^t SRZ	10	40	10	45	10	50	ns	
RAS to serial data-in delay time	^t SID	40		45		50		ns	
RAS to QSF delay time	t _{RQD}	_	70		75		85	ns	7
CAS to QSF delay time	tcQD		35		35		35	ns	7
QSF hold time referenced to RAS	^t RQH	20		20		25		ns	
QSF hold time referenced to CAS	t _{CQH}	5		5		5	_	ns	
Serial clock cycle time	t _{scc}	25		30	-	30		ns	
SC pulse width	tsc	5		10		10		ns	
SC precharge time	tSCP	10		10		10		ns	
SC access time	^t SCA		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		ns	
Serial data-in setup time	^t sıs	0		0		0		ns	
Serial data-in hold time	^t SIH	15		15		15		ns	

Split Read Transfer Cycle, Masked Split Write Transfer Cycle

HI	453 1	161	23
1 11			20

		-7		-8		-10	***************************************		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Split transfer setup time	t _{STS}	20	***************************************	20		25		ns	
Split transfer hold time referenced to RAS	^t RST	70		80		100	-	ns	
Split transfer hold time referenced to CAS	[†] CST	20		20		25		ns	
Split transfer hold time referenced to column address	^t AST	35	_	40	-	45		ns	
SC to QSF delay time	tsQD		30		30		30	ns	7
QSF hold time referenced to SC	tsQH	5		5		5		ns	
Serial clock cycle time	tscc	25	-	30		30		ns	
SC pulse width	tsc	5	_	10	.—	10		ns	
SC precharge time	tSCP	10		10		10		ns	
SC access time	^t SCA		22		25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5		ns	
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	^t SIH	15		15		15		ns	
RAS to column address delay time	t _{RAD}	15	35	15	40	15	55	ns	
Column address to RAS lead time	t _{RAL}	35		40		45		ns	
						·			

Serial Read Cycle, Serial Write Cycle

HM5316123

		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Serial clock cycle time	tscc	25		30		30		ns	
SC pulse width	t _{SC}	5		10		10		ns	-
SC precharge width	tSCP	10		10		10		ns	
Access time from SC	tSCA		22		25		25	ns	15
Access time from SE	^t SEA		22	_	25		25	ns	15
Serial data-out hold time	t _{SOH}	5		5		5	-	ns	
Serial output buffer turn-off time referenced to SE	^t SHZ		20	-	20		20	ns	5
SE to serial output in low-Z	t _{SLZ}	0		0		0		ns	5
Serial data-in setup time	tsis	0		0		0		ns	
Serial data-in hold time	t _{SIH}	15		15		15		ns	


Serial Read Cycle, Serial Write Cycle (cont)

		HM5316123							
	Symbol	-7	-7		-8				
Parameter		Min	Max	Min	Max	Min	Max	Unit	Notes
Serial write enable setup time	tsws	0		0		0		ns	
Serial wrtie enable hold time	^t swH	15		15		15		ns	
Serial write disable setup time	^t swis	0		0		0		ns	
Serial write disable hold time	tswih	15		15	-	15		ns	


- Notes: 1. AC measurements assume $t_T = 5$ ns.
 - When t_{RCD} > t_{RCD} (max) and t_{RAD} > t_{RAD} (max), access time is specified by t_{CAC} or t_{AA}.
 - 3. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL} .
 - 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either t_{DZC} (min) or t_{DZO} (min) must be satisfied.
 - 5. tOFF1 (max), tOFF2 (max), tSHZ (max) and tSLZ (min) are defined as the time at which the output acheives the open circuit condition (VOH - 100 mV, VOL + 100 mV). This parameter is sampled and not 100% tested.
 - Assume that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 1 TTL loads and 50 pF.
 - When t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max), access time is specified by t_{CAC}.
 - 9. When $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max), access time is specified by t_{AA} .
 - 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 - 11. When $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
 - 12. These parameters are specified by the later falling edge of CAS or WEU and WEL.
 - 13. Either t_{CDD} (min) or t_{ODD} (min) must be satisfied because the output buffer must be turned off by CAS or OE before data is applied to the device when the output buffer is on.
 - 14. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min) in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. topp (min) must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
 - Measured with a load circuit equivalent to 1 TTL loads and 30 pF.
 - 16. After power-up, pause for 100 µs or more and execute at least 8 initialization cycles (normal memory cycle or refresh cycle), then start operation. Hitachi recommends that 8 initialization cycle is CBRR for internal register reset.
 - 17 When t_{SHZ} and t_{SLZ} are measured in the same V_{CC} and Ta conditions and tr and tf of SE are less than 5 ns, $t_{SHZ} \le t_{SLZ} + 5$ ns.
 - 18. When both WEU and WEL go low at the same time, all 16 bits of data are written into the device. WEU and WEL cannot be staggered within the same write cycle.

Timing Waveforms

Read Cycle



Page Mode Read Cycle



Write Cycle

Table 2, the write cycle state table, applies to early write, delayed write, page mode write, and read-modify write.

Table 2 Write Cycle State

		RAS	CAS	RAS	RAS	CAS
		DSF1	DSF1	WEU, WEL	1/0	I/O
MNEU	Cycle	W1	W2	W3	W4	W5
RWM	Write mask (new/old) Write DQs to I/Os	0	0	0	Write mask (Note 1)	Valid data
BWM	Write mask (new/old) Block write	0	1	0	Write mask (Note 2)	Column mask (Note 2)
RW	Normal write (no mask)	0	0	1	Don't care (Note 1)	Valid data
BW	Block write (no mask)	0	1	1	Don't care (Note 2)	Column mask (Note 2)
LMR	Load write mask resister	1	0	1	Don't care	Write mask data (Note 3)
LCR	Load color resister	1	1	1	Don't care	Color data

Notes: 1. I/O mask data (in new mask mode)

Low: Masked High: Not masked

In persistent mask mode, I/O is don't care.


WEU, WEL	Mode	I/O Data/RAS
Either low	New mask mode	Mask
	Persistent mask mode	Don't care (mask register used)
Both high	No mask	Don't care

2. See figure 2, use of Block Write


3. I/O write mask data

Low: Masked High: Not masked


Early Write Cycle




Delayed Write Cycle




Page Mode Write Cycle (Early Write)




Page Mode Write Cycle (Delayed Write)




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




CAS-Before-**RAS** Refresh Cycle (CBRN)




Hidden Refresh Cycle




CAS-Before-RAS Set Cycle (CBRS)




CAS-Before-RAS Reset Cycle (CBRR)




Flash Write Cycle




Register Read Cycle (Mask Data, Color Data)




Read Transfer Cycle 1




Read Transfer Cycle 2




Masked Write Transfer Cycle




Split Read Transfer Cycle




Masked Split Write Transfer Cycle



Serial Read Cycle



Serial Write Cycle



2048-word \times 9-Bit CMOS Parallel In-Out FIFO Memory


The HM63921 is a first-in, first-out memory that utilizes a high performance static RAM array with internal algorithm that controls, monitors and declares status of the memory by empty flag, full flag and half-full flag, to prevent data overflow or underflow.

Expansion logic warrants unlimited expansion capability in width and depth. Both read and write are independent from each other and their corresponding pointers are designed to select the proper locations out of the entire array serially without address information to load or unload data. Data is toggled in and out of the device through the use of the write enable (\overline{W}) and read enable (\overline{R}) pins. The device has a read/write cycle time of 30/35/45 ns. Organization of HM63921 provides a 9-bit data bus. The ninth bit could be used for control or parity for error checking at the option of the user. The HM63921 is fabricated using the Hitachi CMOS 1.3 micron technology. The device is available in DIP and SOJ.

Features

- · First-in, first-out dual port memory
- 2 k × 9 organization
- Low-power CMOS 1.3 micron technology
- · Asynchronous and simultaneous read and write
- Fully expandable in depth and/or width
- Single 5 V (± 10%) power supply
- · Empty and full warning flags
- · Half-full flag
- Access time: 20/25/35 ns
- Package: 300-mil 28-pin plastic DIP package 300-mil 28-pin plastic SOJ package

Pin Arrangement




Ordering Information

Type name	Access time	Package
HM63921P-20	20 ns	300-mil 28-pin plastic DIP
HM63921P-25	25 ns	(DP-28NA)
HM63921P-35	35 ns	
HM63921JP-20	20 ns	300-mil 28-pin - plastic SOJ
HM63921JP-25	25 ns	(CP-28DN)
HM63921JP-35	35 ns	

Pin Description

Pin name	Function
D0 – D8	Data inputs
RS	Reset
W	Write enable
R	Read enable
FL	First load
RT	Retransmit
XI	Expansion-in
XO	Expansion-out
HF	Half-full flag
FF	Full flag
EF	Empty flag
Q0 – Q8	Data outputs

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Terminal voltage *1	V _T	-0.5 *2 to +7.0	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. Relative to V_{SS} 2. -3.5 V for pulse width \leq 10 ns.

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	V	-
	V _{SS}	0	0	0	V	-
Input voltage	V _{IH}	2.4	<u> </u>	6.0	V	
	V _{IL}	-0.5 ^{*1}		0.8	V	

Note: 1. -3.0 V for pulse width $\leq 10 \text{ ns}$.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%)

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current		I _{LI}			2	μА	V _{CC} = 5.5 V, Vin = 0 V – V _{CC}
Output leakage current (Q0–Q8 pins)		llol			2	μА	$\overline{R} = V_{IH},$ Vout = 0 V – V _{CC}
Operating power	I _{CC1}	-20	_		120	mA	Average operating current
supply current		- 25			110	mA	Min cycle, I _{OUT} = 0 mA
		-35			100	mA	
Standby power		I _{SB1}			10	mA	$\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH}$
supply current		I _{SB2}			1	mA	All inputs ≥ V _{CC} -0.2 V or ≤ 0.2 V

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%) (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -4 mA
Output low voltage	V _{OL}			0.4	V	I _{OL} = 8 mA

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test conditons	
Input capacitance	Cin		6	pF	Vin = 0 V	-
Output capacitance	Cout		10	pF	Vout = 0 V	

Note: 1. This parameter is sampled and not 100% tested.


AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%)

Test Conditions

• Input pulse levels : V_{SS} to 3.0 V

Input rise and fall times : 5 ns
 Input and output timing reference level : 1.5 V

• Output load : See figure



Read Cycle

		HM63921-20		HM63921-25		HM63921-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	30		35	·	45		ns
Access time	t _A		20		25		35	ns
Read recovery time	t _{RR}	10		10		10		ns
Read pulse width	t _{RPW}	20		25		35		ns
Read low to data outputs low-Z	t _{RLZ} *1	5		5		5		ns
Read high to data outputs high-Z	t _{RHZ} *1		15		15	Louise	20	ns
Data valid from read high	t _{OH}	5		5	-	5		ns
Read pulse width after empty flag high	t _{RPE}	20	-	25		35		ns
Write high to data outputs low-Z (Read data flow through mode)	t _{WLZ} *1	3		3		3		ns

Note: 1. t_{RLZ} , t_{RHZ} and t_{WLZ} are sampled and not 100% tested.

Write Cycle

		HM63921-20		HM63921-25		HM63921-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	twc	30	·	35	·	45		ns
Write recovery time	t _{WR}	10	 ·	10		10		ns
Write pulse width	t _{WPW}	20		25	 ·	35		ns
Data setup time	t _{DS}	10		15		18		ns
Data hold time	t _{DH}	0		0		0		ns
Effective write pulse width after full flag high	t _{WPF}	20		25		35		ns

Reset Cycle

		HM63921-20		HM63921-25		HM63921-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Reset cycle time	t _{RSC}	30		35		45		ns	
Reset pulse width	t _{RS}	25	_	25		35		ns	
Reset setup time	t _{RSS}	20		25		35		ns	
Reset recovery time	t _{RSR}	10	-	10		10		ns	
Read low to reset low delay time	t _{RRD}	20	_	25		35		ns	
XI high setup time	t _{RXS}	5		5	_	5		ns	
XI high hold time	t _{RXH}	10		10	· 	10		ns	

Retransmit Cycle

		HM63921-20		HM63921-25		HM63921-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Retransmit cycle time	t _{RTC}	30		35		45		ns	
Retransmit pulse width	t _{RT}	20	· . —	25	4, 14 -	35		ns	
Retransmit setup time	t _{RTS}	20		25	, - x	35		ns	
Retransmit recovery time	t _{RTR}	10		10		10		ns	
Read low to retransmit low delay time	^t RTD	20		25		35		ns	

Flag Timing

		HM63921-20		HM63921-25		HM63921-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Reset to empty flag low	t _{EFL}		25		30		40	ns
Reset to full flag high	t _{FFH}		25		30	_	40	ns
Reset to expansion out/half-full flag high	tHFH	·	25		30		40	ns
Retransmit to empty flag high	t _{TEF}		25	<u> </u>	30	<u></u>	40	ns
Retransmit to full flag high/low	t _{TFF}		25		30	<u> </u>	40	ns
Retransmit to half-full flag high/low	t _{THF}	_	40		45		50	ns
Read low to empty flag low	tREF		20	<u></u>	25		35	ns
Read high to full flag high	t _{RFF}		20		25		35	ns
Write high to empty flag high	tWEF		20	<u></u>	25	<u> </u>	35	ns
Write low to full flag low	twFF		20		25		35	ns
Write low to half-full flag low	twHF	_	30		35		45	ns
Read high to half-full flag high	t _{RHF}		30		35	_	45	ns

Expansion Timing

			HM63921-20		HM63921-25		21-35		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Read/write low to expansion out low	^t XOL		15		20		30	ns	
Read/write high to expansion out high	^t xoн		15		20		30	ns	
Expansion in pulse width	t _{XI}	20		25		35		ns	
Expansion in recovery time	t _{XIR}	10		10		10	<u></u>	ns	
Expansion in setup time	t _{XIS}	12		15		15		ns	

Signal Description

Inputs

• Reset (RS)

The device is reset whenever \overline{RS} input is taken to low state, for minimum reset pulse width. When device is reset, both read and write pointers are set to the first location. A reset cycle is required after power on. Both read enable (\overline{R}) and write enable (\overline{W}) inputs must be in the high state during reset. Empty flag (\overline{EF}) will go low and full flag (\overline{FF}) and half-full (\overline{HF}) will go high during reset cycle.

• Write enable (\overline{W})

Write cycle is initiated at the falling edge of \overline{W} , if the full flag (\overline{FF}) is not set, provided that data setup and hold time requirements relative to the rising edge of \overline{W} are met. Data is stored in the device sequentially and independently of any simultaneous read operation. To inhibit further write operations and prevent internal data overflow full flag (\overline{FF}) will go low.

• Read enable (\overline{R})

Read cycle is initiated at the falling edge of \overline{R} , if the empty flag (\overline{EF}) is not set. Data is accessed on a first-in, first-out basis independently of simultaneous write operation. As read enable (\overline{R}) goes high, all outputs will return to high impedance state, till next read operation. After the last data been read from the FIFO, the empty flag (\overline{EF}) will go low, preventing further read operations with output kept in high impedance state. Empty flag (\overline{EF}) will go high during a valid write cycle (t_{WEF}) , thereafter a valid read can start.

• First load/retransmit (FL/RT)

For depth expansion mode, this pin is grounded to indicate that it is the first device, while this pin of the rest of devices should connect to V_{CC} for correct operation. In single device mode, this pin resets the read pointer to the beginning of the FIFO memory, therefore data can be reread from the beginning. Both \overline{R} and \overline{W} should be kept high while \overline{RT} is taken low.

• Expansion-in (\overline{XI})

For single device mode expansion-in (\overline{XI}) is grounded. For depth expansion mode, expansion-in (\overline{XI}) should be connected to expansion-out (\overline{XO}) of previous device.

• Data-In (D0 to D8)

Data inputs for 9-bit wide data.

Outputs

• Full flag (FF)

The full flag (FF) will go low when FIFO is full, inhibiting further write operations until one or more read operations are completed or the FIFO is reset.

• Empty flag (EF)

The empty flag (\overline{EF}) will go low when the FIFO becomes empty, inhibiting further read operations, until one or more write operations are completed, or FIFO is set to retransmit.

• Expansion-out (\overline{XO}) /half-full flag (\overline{HF})

This output has dual functionality depending how it is used. In depth expansion configuration expansion-out (\overline{XO}) is connected to next expansion-in (\overline{XI}) . The expansion-out (\overline{XO}) of the last FIFO is connected to the expansion-in (\overline{XI}) of the first FIFO. In this way the first FIFO indicates the next FIFO that it will receive the next data. In like manner, any FIFO which becomes full will indicate the next FIFO that it will receive the next data. The second function of this output is in stand alone and/or parallel expansion configurations to indicate the system user that the FIFO is half full.

Data outputs (Q0 to Q8)

Data outputs for 9-bit wide data. These outputs are in high impedance state when \overline{R} is in high state.

Various Operations Mode

· Single device mode

If only one FIFO is used, the expansion-in (\overline{XI}) pin should be grounded.

· Width expansion mode

Width expansion by 9-bit increments may be acheived when separately paralleling the data inputs and the data outputs. In this configuration any flags of any device may be used. To avoid output contention of the flags for short period of time, the flag outputs should not be wired together.


· Depth expansion mode

Multiple of FIFOs could provide multiple of $2 k \times 9$ as $(N) \times (2 k)$ by 9-bit wide, where N is the number of FIFOs connected in depth expansion mode. The following arrangement must be provided.

- First load (FL) of the first FIFO should be connected to ground.
- 2. All other (\overline{FL}) should be connected to V_{CC} .
- 3. Connect the expansion-out (\overline{XO}) of each FIFO to expansion-in (\overline{XI}) of the next FIFO serially and \overline{XO} of the last FIFO to \overline{XI} of the first FIFO.
- Connect all the empty flag (EF) together to OR gate and connect all the full flag (FF) together to OR gate to obtain two separate valid empty flag (EF) and full flag (FF) outputs.
- 5. (RT) and (HF) will not be available in this mode.
- · Compound expansion mode


Combination of width and depth expansion modes will provide larger FIFO arrays.

Depth expansion mode




Timing Waveforms


Read Cycle




Write Cycle




Reset Cycle



Retransmit Cycle




Full-Flag Cycle (From last write to first read)




HM63921 Series

Empty-Flag Cycle (From last read to first write)




Half-Full Flag Cycle




HM63921 Series


Read Data Flow Through Mode




Write Data Flow Through Mode



Expansion Out Cycle (1)




Expansion Out Cycle (2) (Read Data Flow Through Mode)




HM63921 Series

Expansion Out Cycle (3) (Write Data Flow Through Mode)



Expansion In Cycle



Direct Mapped 8,192-Word \times 16 (18)-Bit/2-Way 4,096-Word \times 16 (18)-Bit Static Cache Memory

The Hitachi HM62A168(B)/188(B) is a high speed 128 (144)-k cache memory organized as 2-way set associative $4 \text{ k} \times 16$ (18) or direct mapped $8 \text{ k} \times 16$ (18).

By using two HM62A168(B)/188(B), high performance 32-bit microprocessor system can be achieved.

The HM62A168/188, packaged in a 52-pin PLCC is available for high density mounting.

Features

- Single 5 V supply and high density 52-pin PLCC package
- High speed:

Access time: 25/35 ns (max)


- Directly TTL compatible All inputs and outputs
- · Address latch
- Pin programmable for 8 k × 16 (18) or 2-way 4 k × 16 (18)

Ordering Information

Type No.	Access	Package
HM62A168CP-25	25 ns	52-pin PLCC
HM62A168CP-25R	25 ns	— (CP-52)
HM62A168CP-35	35 ns	
HM62A188CP-25	25 ns	The state of the s
HM62A188CP-25R	25 ns	
HM62A188CP-35	35 ns	
HM62A168BCP-25*1	25 ns	
HM62A168BCP-35*1	35 ns	-
HM62A188BCP-25*1	25 ns	
HM62A188BCP-35*1	35 ns	

Note: 1. See note 6 in Write Timing Waveform(3).

Pin Arrangement




Pin Description


Pin name	Function	Pin name	Function
CALEN	Cache address latch enable	CWEA, CWEB	Cache write enable
MODE	Mode select	I/O0 to I/O15	Data input/output
A0 to A12	Address	CE	Cache chip enable
CS0, CS1	Cache chip select	NC	No connection
COEA, COEB	Cache output enable	DP0, DP1	Parity input/output

Block Diagram

Topology Two-Way Set Associative (MODE = logic high)



Topology Direct Mapped (MODE = logic low)



Signal Description

Signal name	Pin no.	Signal description
A0 – A6 A7 – A11	8 – 2 51 – 47	Address inputs to the memory array. A0 – A11 are latched on the falling edge of CALEN.
A12	46	A12 address input. In the two-way mode, address input A12 will be a "don't care" and should be externally wired to ground. In the direct-mapped mode, when MODE is connected to V_{SS} , A12 selects which of the two 4 k \times 16 (18) banks is read from or written to. A12 is not latched by CALEN, as are the other address inputs.
CALEN	52	Cache Address Latch Enable input. This signal controls the internal address latches for inputs A0 - A11. When CALEN is high, the latch is transparent. The falling edge of CALEN latches the current address input levels. A12 is static and is not controlled by CALEN.
I/O0 - I/O15	11 – 14, 16 – 19 35 – 38, 40 – 43	Data inputs and outputs. These are the three-state lines that provide data access to the memory array.
MODE	31	MODE input. This signal controls whether the memory device is to be used in a direct-mapped configuration (8 k \times 16 (18)) or as a two-way set-associative configuration (two 4 k \times 16 (18)). When the MODE signal is high, the device is placed in the two-way mode. When the mode input is low, the cache is in the direct-mapped mode. This is a hardwired strap option and must not be changed dynamically.
CS0, CS1	23, 30	Cache Chip Select inputs. These active low signals selectively enable the two bytes of memory. $\overline{CS0}$ low enables bits I/O0 – I/O7 and DP0. $\overline{CS1}$ low enables bits I/O8 – I/O15 and DP1. This applies to both the direct-mapped and two-way modes.
CE	45	Cache Chip Enable input (active low). This signal functions as a global chip enable. It gates the COEA, COEB, CWEA, and CWEB inputs. A chip enable controlled write can be done by taking CE inactive high while one of the CWEX signals is active (assuming all other timings for a write cycle are met).
COEA, COEB	28, 29	Cache Output Enable inputs. These active low inputs enable cache bank A or bank B to drive the data bus when in the two-way mode. In the two-way mode, bank A is enabled when \overline{COEA} is low and bank B is enabled when \overline{COEB} is low. If both banks are activated at the same time, then both banks become deselected. In the direct-mapped mode, \overline{COEA} and \overline{COEB} must be tied together externally. A low on \overline{COEA} and \overline{COEB} then enables the outputs of the 8 k \times 16 (18) memory. A12 is used to determine which 4 k \times 16 (18) bank is accessed.
CWEA, CWEB	25, 24	Cache Write Enable inputs (active low). In the two-way mode when $\overline{\text{CWEA}}$ ($\overline{\text{CWEB}}$) is active, data is written into memory bank A (B). In the direct-mapped mode, $\overline{\text{CWEA}}$ and $\overline{\text{CWEB}}$ must be tied together externally. A low on $\overline{\text{CWEA}}$ and $\overline{\text{CWEB}}$ enables data to be written into the 8 k × 16 (18) memory. A12 is used to determine which 4 k × 16 (18) bank is accessed.

Signal Description (cont)

Signal name	Pin no.	Signal description
DP0 or NC, DP1 or NC	20, 34	Parity data inputs and outputs (HM62A188). These are three-state lines that provide parity data access to the memory array. For the HM62A168, these two pins are not used (NC) and must not be physically tied to V_{CC} , V_{SS} , or any other device inputs.
V _{CC}	1, 21, 22, 32, 33	System power +5 V (21, 22, 32, 33 are for outputs)
V _{SS}	9, 10, 15, 26, 27, 39, 44	System ground (10, 15, 39, 44 are for outputs)

Function Table

Two-Way Mode (Mode = High), 2-4 $k \times 16$ (18)

Input	signal						I/O pin		
CE	CS0	CS1	COEA	COEB	CWEA	CWEB	I/O0 — I/O7 (DP0)	I/O8 – I/O15 (DP1)	Function
Н	Х	Х	X	X	Х	Х	High-Z	High-Z	Disabled
X	Н	Н	X	Х	Х	Х	High-Z	High-Z	Disabled
X	X	X	Н	Н	X	Χ	High-Z	High-Z	Output high-Z
X	Χ	Х	L	L	Х	X	High-Z	High-Z	Output high-Z
L	L	Н	L	Н	Н	Н	Output	High-Z	Read way A
L	L	Н	Н	L	Н	Н	Output	High-Z	Read way B
L	Н	L	L	Н	Н	Н	High-Z	Output	Read way A
L	Н	L	Н	L	Н	Н	High-Z	Output	Read way B
L	L	L	L	Н	Н	Н	Output	Output	Read way A
L	L	L	Н	L	Н	Н	Output	Output	Read way B
L	L	Н	X	Х	Ŀ	Н	Input	High-Z	Write way A
L	L	Н	Х	Х	Н	L	Input	High-Z	Write way B
L	Н	L	Х	Х	L	Н	High-Z	Input	Write way A
L	Н	L	Х	Х	Н	L	High-Z	Input	Write way B
L	L	L	Х	Х	L	Н	Input	Input	Write way A

Two-Way Mode (Mode = High), 2-4 $k \times 16$ (18) (cont)

Input	signal						I/O pin		•	
CE	CS0	CS1	COEA	COEB	CWEA	CWEB	I/O0 — I/O7 (DP0)	I/O8 – I/O15 (DP1)	Function	
L	L	L	X	Χ	Н	L	Input	Input	Write way B	
L	L	Н	X	X	L	L	Input	High-Z	Write way A and B	
L	Н	L	Х	Х	L	L	High-Z	Input	Write way A and B	
L	L	L	X	Х	L	L	Input	Input	Write way A and B	

Direct Mode (Mode = Low), $8 k \times 16$ (18)

Input s	ignal						I/O pin		
CE	CS0	CS1	COEA	COEB	CWEA	CWEB	I/O0 — I/O7 (DP0)	I/O8 – I/O15 (DP1)	Function
Н	Х	Х	Х	Х	Х	X	High-Z	High-Z	Disabled
X	Н	Н	Х	Х	Х	Х	High-Z	High-Z	Disabled
X	Х	Х	Н	Н	Х	Х	High-Z	High-Z	Output High-Z
L	L	Н	L	L	Н	Н	Output	High-Z	Read
L	Н	L	L	L	Н	Н	High-Z	Output	Read
L	L	L	L	L	Н	Н	Output	Output	Read
L	L	Н	Х	X	L	L	Input	High-Z	Write
L	Н	L	Х	Х	L	L	High-Z	Input	Write
L	L	L	Х	Х	L	L	Input	Input	Write

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	Vin	-0.5 ^{*1} to +7.0	V
Power dissipation	P _T	1.4	W
Operation temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.5 V for pulse width ≤ 10 ns

Recommended DC operating Conditions

(Ta = 0 to +70°C, exceeding minimum air flow requirement: see page 845)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5*1	5.0	5.5 ^{*1}	V	
	V_{SS}	0	0	0	٧	1
Input high (logic 1) voltage	V _{IH}	2.2		6.0	V	
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*2}		0.8	V	

Notes: 1. V_{CC} min = 4.75 V and V_{CC} max = 5.25 V for HM62A168/188-25/25R, HM62A168B/188B-25

2. V_{IL} min = -2.0 V for pulse width \leq 10 ns

DC Characteristics

(Ta = 0 to +70°C, V_{CC} = 5 V ± 10%*1, V_{SS} = 0 V, exceeding minimum air flow requirement: see page 845)

Parameter	Symbol	Min	Typ*2	Max	Unit	Test conditions
Input leakage current	I _{LI}			2.0	μΑ	V _{CC} = Max Vin = V _{SS} to V _{CC}
Output leakage current	I _{LO}			10.0	μА	Output disable V _{I/O} = V _{SS} to V _{CC}
Active operating power supply current	lcc			220	mA	$\begin{aligned} &\text{Vin} = \text{V}_{\text{SS}}/\text{V}_{\text{CC}} \\ &\text{I}_{\text{I/O}} = 0 \text{ mA} \\ &2 \times \text{Min. cycle, } \overline{\text{CE}}, \overline{\text{CS}} = \\ &\text{V}_{\text{IL}} \text{ max} \\ &\text{CALEN} = \text{V}_{\text{IH}} \text{ min} \end{aligned}$
Output low voltage	V _{OL}	_		0.4	٧	I _{OL} = 4 mA
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -1.0 mA

Notes: 1. $V_{CC} = 5 \text{ V} \pm 5\%$ for HM62A168/188-25/25R, HM62A168B/188B-25

2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, Ta = +25°C and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz)*1

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	Cin		6	pF	Vin = 0 V
Input / Output capacitance	C _{I/O}		12	pF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%*1, unless otherwise noted.)

Test Conditions

• Input pulse levels: V_{SS} to 3.0 V


• Input rise and fall times: 3 ns

• Input and output timing reference levels: 1.5 V

• Output load: See figures

Exceeding minimum air flow requirement: See page 845


Note: 1. $V_{CC} = 5 \text{ V} \pm 5\%$ for HM62A168/188-25/25R, HM62A168B/188B-25



Read Cycle

	HM62A168/B-25 HM62A188/B-25		HM62A168-25R HM62A188-25R		HM62A168/B-35 HM62A188/B-35			
Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
t _{RC}	25		25		35		ns	
t _{AA}		25		25		35	ns	
t _{A12}		17		17		25	ns	
t _{CS}		20		20		25	ns	
t _{CE}		20		22		25	ns	
t _{LA}	// <u> </u>	25	-	25		35	ns	1
^t OE		10	-	10	1	13	ns	
t _{OH}	3	<u></u> -	3		3	-	ns	2
^t LZ	3		3		3		ns	3
^t LZE	5		5		5		ns	3
toLZ	2		2		2		ns	3
t _{HZ}	· <u></u>	15		15		25	ns	3
^t HZE		15		15		25	ns	3 .
^t OHZ		10		10		14	ns	3
^t CALEN	8		8		10		ns	
^t ASL	4		4		6		ns	
t _{AHL}	5		5	- Control of the Cont	5		ns	
	taa taaa taaa taaa taaa taaa taaa taaa	Symbol Min tRC 25 tAA — tCS — tCE — tLA — tOH 3 tLZ 5 tOLZ 2 tHZ — tHZE — tOHZ — tOHZ — tOHZ — tCALEN 8 tASL 4	Symbol Min Max tRC 25 — tAA — 25 tA12 — 17 tCS — 20 tLA — 25 tOE — 10 tOH 3 — tLZ 3 — tLZE 5 — tOLZ 2 — tHZ — 15 tHZE — 10 tCALEN 8 — tASL 4 —	Symbol Min Max Min tRC 25 — 25 tAA — 25 — tA12 — 17 — tCS — 20 — tCE — 20 — tLA — 25 — tOE — 10 — tOH 3 — 3 tLZ 3 — 3 tLZE 5 — 5 tOLZ 2 — 2 tHZ — 15 — tHZ — 15 — tOHZ — 10 — tCALEN 8 — 8 tASL 4 — 4	Symbol Min Max Min Max t _{AA} — 25 — 25 t _{AA} — 25 — 25 t _{A12} — 17 — 17 t _{CS} — 20 — 20 t _{CE} — 20 — 22 t _{LA} — 25 — 25 t _{OE} — 10 — 10 t _{OH} 3 — 3 — t _{LZ} 3 — 5 — t _{OLZ} 2 — 2 — t _{HZ} — 15 — 15 t _{HZ} — 15 — 15 t _{OH} — 10 — 10 t _{HZ} — 10 — 10 t _{HZ} — 10 — 10 t _{HZ} — 10 — 10	Symbol Min Max Min Max Min Max Min tAA — 25 — 25 — 35 tAA — 25 — 25 — 35 tAA — 25 — 25 — 25 — 25 — 20 — 20 — 22 — — 17 — 17 —	Symbol Min Max A	Symbol Min Max Min Max Min Max Min Max Min Max Unit tRC 25 — 25 — 35 — ns tAAA — 25 — 25 — 35 ms tAAA — 25 — 25 ms ms tAAA — 20 — 25 ms ms tCS — 20 — 20 — 25 ms tCS — 20 — 25 ms ms ms tCAE — 20 — 25 ms 35 ms tCAE — 10 — 10 — 13 ms tCAE — 10 — 10 — 13 ms tLZ 3 — 5 — 5 — ms tLZ

Read Timing Waveform (1) $(\overline{CWE} = high)$




- Notes: 1. t_{LA} is applied to the case that address is valid before CALEN goes high.
 - 2. t_{OH} is determined by the earliest of CALEN going high, valid addresses A0 A11 transition with CALEN high, or A12 transition.
 - 3. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.


Write Cycle

		HM62A168/B-25 HM62A188/B-25		HM62A168-25R HM62A188-25R		HM62A168/B-35 HM62A188/B-35			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Write cycle time	twc	25		25		35		ns	
Address valid to end of write	t _{AW}	18		18		25		ns	1
A12 valid to end of write	[†] A12W	18		18	-	25		ns	
Chip select to end of write	t _{CW}	18		18		25	-	ns	
Data valid to end of write	t _{DW}	10		10		10		ns	
Data hold from end of write	t _{DH}	0		0		0		ns	
Write enable active to High-Z	twHZ		15		15		15	ns	5
Write enable inactive to Low-Z	t _{WLZ}	3		3		3		ns	5
Write pulse width	t _{WP}	15		15		25		ns	
CE pulse width during chip enable controlled write	t _{CP}	15		15	-	25		ns	
Address setup time	t _{AS}	0		0		0		ns	2
Write recovery time	twR	0		0		0		ns	3
Address latch enable pulse width	^t CALEN	8		8		10		ns	
Address setup to latch low	^t ASL	4		4		6		ns	
Address hold to latch low	^t AHL	5		5		5		ns	
Chip enable low to output Low-Z	toLZ	2		2	-	2		ns	5
Output disable to output High-Z	^t OHZ		10		10		14	ns	5


Write Timing Waveform (1) (WE controlled)



Write Timing Waveform (2) ($\overline{COE} = high, \overline{CE} \text{ controlled}$)




Write Timing Waveform (3) (\overline{COE} = high, \overline{CS} controlled)



- Notes: 1. t_{AW} is measured from the later of CALEN going high, or addresses A0 A11 transition with CALEN high to the end of write cycle.
 - 2. tAS is measured from the latest of CALEN going high, addresses A0 A11 transition with CALEN high, or address A12 transition to the beginning of write cycle.
 - 3. t_{WR} is measured from the earliest of CSO, CS1, CE, or WE going high to the earlier of CALEN going high, or address A12 transition.
 - 4. A write occurs during the overlap of a low \overline{CSO} or \overline{CSI} , a low \overline{CE} , and a low \overline{WE} .
 - 5. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
 - 6. Dout is not the same phase of write data of this write cycle. Normal read cycle shall be used for write verify. This note doesn't applies to HM62A168B/188B.

Air Flow Requirements



Direct Mapped 8,192-Word × 16 (18)-Bit / 2-Way 4,096-Word × 16(18)-Bit Static Cache Memory

The Hitachi HM62B168/188 is a high speed 128(144)-k Cache memory organized as 2-way set associative $4k \times 16(18)$ or direct mapped $8k \times 16(18)$.

By using two HM62B168/188, high performance 32-bit microprocessor system can be achieved. The HM62B168/188, packaged in a 52-pin PLCC is available for high density mounting.


Features

- Single 5 V supply and high density 52-pin PLCC package.
- High speed
 - Access time 25/35 ns (maximum)
- Directly TTL compatible
 - All inputs and outputs
- Address and $\overline{\text{CE}}$ latch
- Pin programmable for $8k \times 16(18)$ or 2-way $4k \times 16(18)$

Ordering Information

Type No.	Access time	Package
HM62B168CP-25	25 ns	52-pin
HM62B168CP-35	35 ns	PLCC
HM62B188CP-25	25 ns	(CP-52)
HM62B188CP-35	35 ns	(CF-52)

Pin Arrangement




Pin Description


Pin name	Function
CALEN	Cache address latch and CE latch enable
MODE	Mode select
A0 to A12	Address
CS0, CS1	Cache chip select
COEA, COEB	Cache output enable
CWEA, CWEB	Cache write enable
I/O0 to I/O15	Data input/output
CE	Cache chip enable
NC	No connection
DP0, DP1	Parity input/output

Block Diagram

• **Topology Two-Way Set Associative** (MODE = logic high)



• **Topology Direct Mapped** (MODE = logic low)



Signal Description

Signal Name	Pin Number	Signal Description
A0-A6 A7-11 A12	8-2 51-47 46	Address inputs to the memory array. A0-A12 are latched on the falling edge of CALEN. In the two-way mode, address input A12 will be a "don't care" and should be externally wired to ground.
CALEN	52	Cache Address Latch and $\overline{\text{CE}}$ Latch Enable input. This signal controls the internal address and $\overline{\text{CE}}$ latches for inputs A0-A12 and $\overline{\text{CE}}$. When CALEN is high, the latch is transparent. The falling edge of CALEN latches the current address input levels.
I/O0-1/O15	11-14, 16-19, 35-38, 40-43	Data inputs and outputs. These are the three-state lines that provide data access to the memory array.
MODE	31	MODE input. This signal controls whether the memory device is to be used in a direct-mapped configuration ($8k \times 16$ (18)) or as a two-way set-associative configuration(two $4k \times 16(18)$). When the MODE signal is high, the device is placed in the two-way mode. When the mode input is low, the cache is in the direct-mapped mode. This is a hardwired strap option and must not be changed dynamically.
CS0, CS1	23,30	Cache Chip Select inputs. These active low signals selectively enable the two bytes of memory. CS0 low enables bits I/O0-1/O7 and DP0. CS1 low enables bits I/O8-I/O15 and DP1. This applies to both the direct-mapped and two-way modes.
CE	45	Cache Chip Enable input (active low). $\overline{\text{CE}}$ is latched on the falling edge of CALEN. This signal functions as a global chip enable. It gates the $\overline{\text{COEA}}$, $\overline{\text{COEB}}$, $\overline{\text{CWEA}}$, and $\overline{\text{CWEB}}$ inputs. A chip enable controlled write can be done by taking $\overline{\text{CE}}$ inactive high while one of the $\overline{\text{CWEX}}$ signals is active (assuming all other timings for a write cycle are met).
COEA, COEB	28, 29	Cache Output Enable inputs. These active low input enable cache bank A or bank B to drive the data bus when in the two-way mode. In the two-way mode, bank A is enabled when \overline{COEA} is low and bank B is enabled when \overline{COEB} is low. If both banks are activated at the same time, then both banks become deselected. In the direct-mapped mode, \overline{COEA} and \overline{COEB} must be tied together externally. A low on \overline{COEA} and \overline{COEB} then enables the outputs of the $8k \times 16(18)$ memory.
CWEA, CWEB	25, 24	Cache Write Enable inputs (active low). In the two-way mode when $\overline{\text{CWEA}}$ ($\overline{\text{CWEB}}$) is active, data is written into memory bank A (B). In the direct-mapped mode, $\overline{\text{CWEA}}$ and $\overline{\text{CWEB}}$ must be tied together externally. A low on $\overline{\text{CWEA}}$ and $\overline{\text{CWEB}}$ enables data to be written into the 8k × 16 (18) memory.
DP0 or NC DP1 or NC	20 34	Parity data inputs and outputs (HM62B188). These are three-state lines that provide parity data access to the memory array. For the HM62B168, these two pins are not used (NC) and must not be physically tied to V_{CC} , V_{SS} , or any other device inputs.

Signal Description (cont)

Signal Name	Pin Number	Signal Description	
V _{CC}		System Power +5 V.	(21, 22, 32, 33 are for outputs)
V _{SS}		System Ground.	(10, 15, 39, 44 are for outputs)

Function Table

Two-Way Mode (Mode = High) $2-4k \times 16(18)$

Input Signal	I/O Pin
--------------	---------

CE	CS0	CS1	COEA	COEB	CWEA	CWEB	I/O0-I/O7(DP0)	I/O8-I/O15(DP1)	Function
Н	Х	Χ	Х	X	X	X	High-z	High-z	Disabled
X	Н	Н	X	Х	X	X	High-z	High-z	Disabled
X	Х	Х	Н	Н	Χ	X	High-z	High-z	Output high-Z
X	Χ	Χ	L	L	X	X	High-z	High-z	Output high-Z
L	L	Н	L	Н	Н	Н	Output	High-z	Read way A
L	L	Н	Н	L	Н	Н	Output	High-z	Read way B
L	Н	L	L	Н	Н	Н	High-z	Output	Read way A
L	Н	L	Н	L	Н	Н	High-z	Output	Read way B
L	L	L	L	Н	Н	Н	Output	Output	Read way A
L	L	L	Н	L -	Н	Н	Output	Output	Read way B
L	Ĺ	Н	Х	X	L	Н	Input	High-z	Write way A
L	L	Н	Х	Х	Н	L	Input	High-z	Write way B
L	Н	L	Х	Х	Ļ	Н	High-z	Input	Write way A
L	Н	L	X	Х	Н	L	High-z	Input	Write way B
L	L	L	Х	Х	L	Н	Input	Input	Write way A
L	L	L	Х	Х	Н	L	Input	Input	Write way B
L	L	Н	Х	X	L	L	Input	High-z	Write way A & E
L	Н	L	Х	Х	L	L	High-z	Input	Write way A & E
	L	L	Х	Х	L	L	Input	Input	Write way A & E

Direct Mode (Mode = Low) $8k \times 16(18)$

Input Signal

I/O Pin

CE	CS0	CS1	COEA	COEB	CWEA	CWEB	I/O0-I/O7(DP0)	I/O8-I/O15(DP1)	Function
Н	X	Χ	X	X	X	Х	High-z	High-z	Disabled
X	Н	Н	Х	X	Х	X	High-z	High-z	Disabled
X	X	Χ	Н	Н	Х	Х	High-z	High-z	Output high-z
L	L	Н	L	L	Н	Н	Output	High-z	Read
L	Н	L	L	L	Н	Н.	High-z	Output	Read
L	L	L	L	L	Н	Н	Output	Output	Read
L	L	Н	Х	X	L	L	Input	High-z	Write
L	Н	L	Χ	Х	L	L	High-z	Input	Write
L	L	L	Х	X	L	L	Input	Input	Write

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	Vin	-0.5* ¹ to +7.0	V
Power dissipation	P _T	1.4	W
Operation temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.5 V for pulse width \leq 10 ns.

Recommended DC Operating Conditions (Ta = 0 to + 70°C, exceeding minimum air flow requirement: see page 861.)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5* ¹	5.0	5.5* ¹	V
	V _{SS}	0	0	0	V
Input high (logic 1) voltage	V _{IH}	2.2		6.0	V
Input low (logic 0) voltage	V _{IL}	-0.5* ²		0.8	V

Notes: 1. V_{CC} min = 4.75 V and V_{CC} max = 5.25 V for HM62B168/188-25

2. V_{IL} min = -2.0 V for pulse width \leq 10 ns.

DC Characteristics (Ta = 0 to + 70°C, $V_{CC} = 5 \text{ V} \pm 10\%^{*1}$, $V_{SS} = 0 \text{ V}$, exceeding minimum air flow requirement: see page 861.)

Parameter	Symbol	Min	Typ*2	Max	Unit	Test Conditions
Input leakage current	l _{Li}	-	· <u></u>	2.0	μА	V_{CC} = Max. Vin = V_{SS} to V_{CC}
Output leakage current	ll _{LO} l		_	10.0	μΑ	Output disable V _{I/O} = V _{SS} to V _{CC}
Active operating power supply current	Icc		<u></u>	220	mA	$\begin{aligned} &\text{Vin} = \text{V}_{\text{SS}}/\text{V}_{\text{CC}}, \text{I}_{\text{I/O}} = \text{0 mA} \\ &\text{2X Min. cycle, CE, CS} = \text{V}_{\text{IL}} \text{ max,} \\ &\text{CALEN} = \text{V}_{\text{IH}} \text{ min} \end{aligned}$
Output low voltage	V _{OL}	-		0.4	٧	I _{OL} = 4 mA
Output high voltage	V _{OH}	2.4			V	I _{OH} = -1.0 mA

Notes: 1. $V_{CC} = 5 \text{ V} \pm 5 \%$ for HM62B168/188 - 25

Capacitance (Ta = 25° C, f = 1 MHz) *1

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input capacitance	Cin		6	pF	Vin = 0V
Input/output capacitance	C _{I/O}		10	pF	V _{I/O} = 0V

Note: 1. This parameter is sampled and not 100% tested.

^{2.} Typical limits are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading.

AC Characteristics (Ta = 0 to + 70°C, V_{CC} = 5 V \pm 10%*1, unless otherwise noted.)

Test Conditions

• Input pulse levels: V_{SS} to 3.0 V


• Input rise and fall times: 3 ns

• Input and output timing reference levels: 1.5 V

• Output load: See figures.

• Exceeding minimum air flow requirement: See page 861.


Note: 1 $V_{CC} = 5 V \pm 5\%$ for HM62B168/188-25




Read Cycle

		HM62B168-25 HM62B188-25		HM62B168-35 HM62B188-35			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	^t RC	25		35	mad Processed	ns	
Address access time	t _{AA}	-	25		35	ns	
Chip select access time	tcs		20		25	ns	
Chip enable access time	^t CE		22		25	ns	
CALEN high to output valid	t _{LA}		25	-	35	ns	1
Output enable to output valid	^t OE		10		13	ns	
Output hold from address change	tон	5		5	·	ns	2
Chip select to output Low-Z	t _{LZ}	5		5	 .	ns	3
Chip enable low to output Low-Z	^t LZE	5		5		ns	3,5
Output enable to output Low-Z	t _{OLZ}	2		2		ns	3
Chip deselect to output High-Z	t _{HZ}		12		25	ns	3
Chip enable high to output High-Z	tHZE		15		25	ns	3,6
Output disable to output High-Z	t _{OHZ}		10		14	ns	3
Address latch enable pulse width	^t CALEN	8		10		ns	35.
Address and chip enable setup latch low	^t ASL	4		6		ns	
Address and chip enable hold to latch low	t _{AHL}	5		5	·····	ns	

Read Timing Waveform (1) ($\overline{\text{CWE}} = \text{high}$, CALEN = Clock)



Read Timing Waveform (2) ($\overline{\text{CWE}} = \text{high}$, CALEN = high)




- Notes: 1. t_{LA} is applied to the case that address is valid before CALEN goes high.
 - 2. too is determined by the earliest of CALEN going high, valid addresses A0-A12 transition with CALEN high.
 - 3. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
 - 4. When MODE input is high, address input A12 will be a "don't care".
 - 5. t_{LZE} is determined by $\overline{\text{CE}}$ going low with CALEN high or CALEN going high with $\overline{\text{CE}}$ low.
 - 6. t_{HZE} is determined by $\overline{\text{CE}}$ going high with CALEN high or CALEN going high with $\overline{\text{CE}}$ high.


Write Cycle

Parameter	Symbol	HM62B168-25 HM62B188-25		HM62B168-35 HM62B188-35			
		Min	Max	Min	Max	Unit	Note
Write cycle time	twc	25		35	<u></u>	ns	
Address valid to end of write	t _{AW}	15		25		ns	1
Chip select to end of write	^t CW	15		25		ns	
Data valid to end of write	t _{DW}	10		10		ns	
Data hold from end of write	^t DH	0		0		ns	
Write enable active to High-Z	t _{WHZ}		12	entaine	15	ns	5
Write enable inactive to Low-Z	t _{WLZ}	3		3	· · · · · · · · · · · · · · · · · · ·	ns	5
Write pulse width	t _{WP}	15		25	in ann airtean i ann airte an ann	ns	
CE pulse width during chip enable controlled write	t _{CP}	15		25		ns	
Address setup time	t _{AS}	0	************	0	. ——	ns	2
Write recovery time	t _{WR}	0		0		ns	3
Address latch enable pulse width	^t CALEN	8		10	· · · · · · · · · · · · · · · · · · ·	ns	
Address setup to latch low	t _{ASL}	4		6		ns	· · · · · · · · · · · · · · · · · · ·
Address hold to latch low	t _{AHL}	5	etire	5	electric contract con	ns	
Output enable low to output Low-Z	t _{OLZ}	2		2	en elemente de la composition de la co	ns	5
Output disable to output High-Z	^t OHZ		10		14	ns	5


Write Timing Waveform (1) (WE controlled)



Write Timing Waveform (2) ($\overline{COE} = \text{high}$, \overline{CE} controlled, CALEN = high)




Write Timing Waveform (3) (\overline{COE} = high, \overline{CS} controlled)



- Notes: 1. t_{AW} is measured from the later of CALEN going high, or addresses A0-A12 transition with CALEN high to the end of write cycle.
 - 2. tas is measured from the latest of CALEN going high, or addresses A0-A12 transition with CALEN high to the beginning of write cycle.
 - 3. two is measured from the earliest of CSO, CSI, CE, or WE going high to the earlier of CALEN
 - 4. A write occurs during the overlap of a low \overline{CSO} or \overline{CSI} , a low \overline{CE} , and a low \overline{WE} .
 - 5. Transition is measured ± 200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
 - 6. When MODE input is high, address input A12 will be a "don't care".

Air Flow Requirements



HM67B932 Series

8192-word × 9-Bit × 4 row Static Cache RAM

The Hitachi HM67B932CP-25 is a high speed 288-kbit static cache RAM organized as a 4-way set associative 8 k × 9 or as a direct mapped 32 k × 9 with a 4-row selector for burst mode operation. By using HM67B932CP-25 with high speed standard microprocessors high performance computer systems can be easily designed.

The HM67B932CP-25 is available in a 44-pin PLCC for high density mounting.


Features

- For high speed cache memory applications
- High speed byte access capability using lower 2addresses
- Pipeline access capability with on chip address & row latches
- On chip parity generator
- Organization: 288 kbit (8 kw \times 9 bit \times 4 row)
- High drive capability ($C_L = 100 \text{ pF}$)
- PLCC 44 pin
- TTL I/O

Ordering Information

Type No.	Access time	Package
HM67B932CP-25	25 ns	44-pin PLCC (CP-44)

Pin Arrangement




Pin Description

Pin name	Function
ALE	Address latch enable
A0 – A12	Address
RLE	Row latch enable
R0 – R1	Row
I/O0 — I/O7	Data input/output
I/O8	Data input/output (even parity)
CS	Chip select

Pin name	Function
WE	Write enable
OE	Output enable
PC	Parity control
V _{CC}	Power
V _{SS}	Ground
V _{CCQ}	Power (for output transistors)
V _{SSQ}	Ground (for output transistors)

Block Diagram



Function Table

Truth Table

CS	ŌĒ	WE	PC	Mode	V _{CC} current	I/O pin	Ref. cycle	Notes
Н	×	×	×	Not selected	I _{SB} , I _{SB1}	High Z		:
L	Н	Н	×	Output disabled	I _{CC} , I _{CC1}	High Z		
L	L	Н	×	Read	I _{CC} , I _{CC1}	Dout	Read cycle No. 1, 2	2
L	Н	L	L	Write	I _{CC} , I _{CC1}	Din	Write cycle No. 1, 2	
L	L	L	L	Write	I _{CC} , I _{CC1}	Din	Write cycle No. 3	
L	Н	L	Н	Write (Parity generate)	l _{CC} , l _{CC1}	Din	Write cycle No. 1	1
L	L	L	Н	Write (Parity generate)	I _{CC} , I _{CC1}	Din		1

Notes: 1. DI8 input is ignored and generated as parity bit from DI0 to DI7.

Leave DO8 output disconnected (floating) when not used.

Input Latch Table

Address Latch

Row Address Latch

ALE	Mode	Latch Output	RLE
Н	Load	Address input	Н
L	Hold	Previous address	L

RLE	Mode	Latch Output
Н	Load	Row input
L	Hold	Previous row

Absolute Maximum Rating

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _T	-0.5 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range (with bias)	Tstg (bias)	-10 to +85	°C
Storage temperature	Tstg	-55 to +125	°C

Recommanded DC Operating Conditions (Ta = 0 to +70 °C)

Item	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V _{CC}	4.5	5.0	5.5	V	
	V _{SS}	0	0	0	V	
Input voltage	V _{IH}	2.2		V _{CC} + 0.5	V	
	V _{IL}	-0.5		0.8	٧	1

Note: 1. -3.0 V for pulse width $\leq 20 \text{ ns}$.

DC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Input leakge current	l _{LI}			2	μΑ	V_{CC} = 5.5 V, Vin = V_{SS} to V_{CC}
Output leakage current	l _{LO}			10	μА	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL} V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating power supply current	Icc			180	mA	$\overline{\text{CS}} = V_{\text{IL}}, I_{\text{I/O}} = 0 \text{ mA}$
Average operating current	I _{CC1}	-		285	mA	Min. Cycle Duty: 100%, I _{I/O} = 0 mA, OE = "H"
Standby power supply current	I _{SB}			50	mA	CS = V _{IH}
	I _{SB1}			30	mA	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ Vin $\le 0.2 \text{ V}$ or Vin $\ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output low voltage	V _{OL}			0.4	V	I _{OL} = 16 mA
Output high voltage	V _{OH}	2.4			V	I _{OH} = – 8 mA
		2.7			٧	I _{OH} = -100 μA

Capacitance (Ta = 25°C, f = 1.0 MHz)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Input capacitance	Cin	· ·		6	рF	Vin = 0 V
Input/output capacitance	C _{I/O}	_		10	pF	V _{I/O} = 0 V

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)


Test Conditions

Input pulse levels: 0.4 V to 2.4 V
Input rise and fall times: 4 ns

• Input timing reference levels: 0.8 V, 2.0 V

• Output timing reference levels : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

• Output load: See figures




Read Cycle

Symbol	Min	Max	Unit ,	Notes
^t RC	30		ns	
^t RCR	18		ns	
t _{LEW}	7	· · · · · · · · · · · · · · · · · · ·	ns	
t _{LES}	5		ns	
tLEH	3		ns	
t _{REW}	7		ns	
t _{RES}	5		ns	
^t REH	3		ns	
^t AA		25	ns	
^t OH	5		ns	
^t ALE		26	ns	
^t OLEH	5		ns	
^t RA		13	ns	
^t ORH	0		ns	
t _{RLE}		14	ns	
tOREH	0	<u> </u>	ns	
^t ACS		25	ns	
t _{CLZ}	0		ns	1, 2
tcHZ	0	10	ns	1, 2
toE	0	13	ns	
t _{OLZ}	0		ns	1, 2
^t OHZ	0	10	ns	1, 2
	tRC tRCR tLEW tLES tLEH tREW tRES tREH tAA tOH tALE tOLEH tRA tORH tRLE tOREH tACS tCLZ tCHZ tOLZ	tRC 30 tRCR 18 tLEW 7 tLES 5 tLEH 3 tREW 7 tRES 5 tREH 3 tAA — tOH 5 tALE — tOLEH 5 tRA — tORH 0 tRLE — tOREH 0 tACS — tCLZ 0 tOLZ 0 tOLZ 0	tRC 30 — tRCR 18 — tLEW 7 — tLEH 3 — tREW 7 — tRES 5 — tREH 3 — tAA — 25 tOH 5 — tALE — 26 tOLEH 5 — tRA — 13 tORH 0 — tRLE — 14 tOREH 0 — tACS — 25 tCLZ 0 — tCHZ 0 10 tOE 0 13 tOLZ 0 —	tRC 30 — ns tRCR 18 — ns tLEW 7 — ns tLES 5 — ns tLEH 3 — ns tREW 7 — ns tRES 5 — ns tREH 3 — ns tAA — 25 ns tOH 5 — ns tALE — 26 ns tOLEH 5 — ns tORH 0 — ns tORH 0 — ns tACS — 14 ns tCLZ 0 — ns tCHZ 0 10 ns tOE 0 13 ns tOLZ 0 — ns tOLZ 0 — ns


Notes: 1. Transition is measured ± 200 mV from steady state voltage with Load (B).

2. This parameter is sampled and not 100% tested.

Read Timing Waveform (1) (Cache Read Cycle)



Read Timing Waveform (2) (Serial Read Cycle with Row Selector)




Write Cycle

Item	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{WC}	30		ns	
Chip selection to end of write	tcw	20		ns	
Address setup time	t _{AS}	0		ns	
Address latch enable setup time	tALES	0		ns	
Row selector setup time	t _{RS}	0		ns	
Row latch enable setup time	tRLES	0		ns	
Address valid to end of write	t _{AW}	20	- Conditioning	ns	
Write pulse width	t _{WP}	14		ns	other the state of
Write recovery time	t _{WR}	3		ns	
Write recovery to end of address latch hold	t _{LEWR}	3		ns	-
Write recovery to row selector change	t _{RWR}	5		ns	
Write recovery to end of row latch hold	^t REWR	5	_	ns	<u></u>
Write to output in high-Z	t _{WHZ}	0	10	ns	1, 2
Data valid to end of write	t _{DW}	10		ns	
Data valid to end of write (parity generate mode)	t _{DW2}	15		ns	
Data hold time	t _{DH}	0	**************************************	ns	
Output active from end of write	t _{OW}	0		ns	1, 2
Parity control setup time	t _{PW}	15		ns	
Parity control hold time	t _{PH}	3	<u></u>	ns	
	,				


Notes: 1. Transition is measured $\pm 200 \text{ mV}$ from steady state voltage with Load (B).

2. This parameter is sampled and not 100% tested.


Write Timing Waveform (1) (Cache Write Cycle) *5



Write Timing Waveform (2) (\overline{OE} = Clocked, \overline{WE} controlled)





Write Timing Waveform (3) ($\overline{OE} = L$, \overline{WE} controlled)



- Notes: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 - 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - 3. Output data is the same phase of write data of this write cycle.
 - 4. If CS is low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
 - 5. DI8 input: Don't care in parity generate mode.


Typical Characteristics






Supply Current vs. Frequency

Supply Current vs. Supply Voltage








Thermal Resistance vs. Wind Speed

Typical Characteristics (cont)



Recommended Wind Speed vs. Cycle Time

Dual 8192-word \times 20-bit Static Cache Memory

The HM62A2016 is a high speed 327680-bit cache memory organized as two banks of 8192 words by 20 bits. The device includes dual address latches, dual chip select latches, data multiplexer with multiple chip enables and output enables. It can be used in a cache memory system adopting Harvard architecture which requires separate instruction and data storages.


Features

- High speed: up to 33 MHz operation Address access time: 17/20/25/30 ns Output enable access time: 7/7/8/8 ns
- Dual 8k × 20 memory arrays with data multiplexer
- · Dual latches for address and chip select inputs
- Expandable both in width and depth Two separate chip selects
- 52-pin PLCC

Ordering Information

Type No.	Access time	Package
HM62A2016CP-17	17 ns	52-pin - PLCC
HM62A2016CP-20	20 ns	(CP-52)
HM62A2016CP-25	25 ns	-
HM62A2016CP-30	30 ns	_


Pin Arrangement



Pin Description

Pin name	Function
A0 – A12	Address inputs
ALEA, ALEB	Latch enables
OEA, OEB	Output enables
WEA, WEB	Write enables
I/O0-I/O19	Data inputs and outputs
CS, CS	Chip selects

Block Diagram



Signal Description

Signal name	Pin no.	Signal description
A0 – A12	3-9 46-51	Shared address inputs to both Memory Array A and Memory Array B. Current A0 – A12 values are latched into Latch A or Latch B by the falling edge of ALEA or ALEB.
ALEA, ALEB	2, 52	Latch enable inputs. When ALEA or ALEB is high, Latch A or Latch B is transparent to address and chip select input values. The falling edge of ALEA and ALEB latches current inputs at A0-A12 and current states of CS and CS. These latched values remain applied to the respective memory arrays until ALEA or ALEB transition to a high state.
CS, CS	30, 31	Active low and active high chip select inputs. The current states of CS and \overline{CS} are latched by the falling edge of ALEA and ALEB. When \overline{CS} is low and CS is high, read and write access to both arrays is possible. \overline{CS} should be grounded and CS should be tied to V_{CC} in applications where no device depth expansion takes place. See the Depth Expansion Section on page 882 for a detailed description of the chip select function.
WEA, WEB	24, 29	Active low write enable inputs. WEA controls writing into Array A and WEB controls writing into Array B. Both WEA and WEB must not be both low simultaneously.
OEA, OEB	25, 28	Active low output enable inputs. \overline{OEA} and \overline{OEB} are used to control driving of stored data from Array A or Array B onto the I/O lines during read operations. \overline{OEA} and \overline{OEB} must not be both low simultaneously.
I/O0 – I/O19	11-13, 15-18, 20-22, 32-34, 36-39, 42-44	Data inputs and outputs. These are three-state lines that provide data access to both memory arrays.

Function Table

cs	CS	ALEA	ALEB	WEA	WEB	OEA	OEB	Operation	I/O Status
L	Х	*1	*1	Х	Х	X	Х	Not selected	Outputs high-Z
X	Н	*1	*1	Х	Х	Х	Χ	Not selected	Outputs high-Z
Н	L	Х	X	Н	Н	Н	Н	Data I/O's disabled	Outputs high-Z
Н	L	Н	Х	Н	Н	L	Н	Read from Array A (current addresses)	Data out
Н	L	L	X	H	Н	L	Н	Read from Array A (latched addresses)	Data out
Н	L	X	Н	Н	Н	Н	L	Read from Array B (current addresses)	Data out
H	L	Х	L	Н	Н	Н	L	Read from Array B (latched addresses)	Data out
Н	L	Х	Х	X	X	L*2	L*2	Not allowed in same phase	
Н	L	Н	X	L	Н	Н	Н	Write to Array A (current addresses)	Data in
Н	L	L	X	L	Н	Н	Н	Write to Array A (latched addresses)	Data in
Н	L	Х	Х	L*3	Н	L*3	Н	Not allowed in same phase	
Н	L	X	X	L*4	Н	Н	L*4	Not allowed in same phase	
Н	L	Х	Н	Н	L	Н	Н	Write to Array B (current addresses)	Data in
Н	L	X	L	Н	L	Н	Н	Write to Array B (latched addresses)	Data in
H	L	Χ	X	Н	L*4	L*4	Н	Not allowed in same phase	
Н	L	X	X	Н	L*3	Н	L*3	Not allowed in same phase	
Н	L	X	X	L*5	L*5	Х	X	Not allowed in same phase	

X = Don't care, H = High, L = Low, High-Z = High impedance

Notes: 1. CS and $\overline{\text{CS}}$ values shown in the table must have propagated through transparent latches and meet specified chip select setup times before a deselect operation can occur.

- 2. If data are read simultaneously from both arrays, an undefined data outputs. Specified AC and DC parameters are not guaranteed in this state.
- 3. Simultaneous reading and writing of a single array or of both arrays is not permitted.
- 4. Simultaneous reading from one array while writing to the other array is not possible.
- 5. Simultaneous writing to both arrays is not permitted during normal R3000 based cache operation.

Functional Description

The HM62A2016 is a highly-integrated memory device with several performance-enhancing features which allow direct interfacing to a MIPS R3000 or R3000A RISC processor. Two independent address latches, with fast setup times, are provided on-chip to allow faster addressing of two 8k × 20 memory arrays, Array A and Array B. Address inputs and data I/O lines are shared between the two arrays.

Two sets of \overline{OE} and \overline{WE} inputs, coupled with an on-chip multiplexer control read and write access to each of the arrays. Integrating a 2:1 output data multiplexer on-chip reduces the problem of data bus contention that may occur when using discrete SRAMs and multiplexers, and allows easier synchronization of output enable signals.

OEA and OEB inputs directly control the driving of stored data at the outputs of the HM62A2016 during read operations. Fast (7 ns) output enable and disable times are matched and permit data to be quickly taken off the data bus as well as driven on. This high level of device feature integration demonstrated by the HM62A2016 allows construction of a dual 32-kbyte cache memory subsystem by combining only three devices together to reach the full 60-bit tag plus data width requirements of the MIPS R3000(A) processor.

The HM62A2016 is designed to permit storage and retrieval of tag address and cache data information to and from the two memory arrays in a direct-mapped, split data/instruction cache format. It is functionally compatible to and meets all MIPS R3000(A) cache memory timing requirement. The HM62A2016 fully supports "pipelined" reads and writes, as described below.

Valid addresses that appear at A0 – A12 inputs are recognized by on-chip Latches A or B when they are transparent (i.e., when ALEA or ALEB inputs are high). Current address input values are latched by the falling edge of ALEA or ALEB.

For an R3000(A) to HM62A2016 cache interface, addresses are latched during the first phase of a 2-phase read operation cycle, and valid data appears at outputs (I/O0 – I/O19) during the second phase.

These addresses will remain latched and applied to Array A or Array B as long as ALEA or ALEB remains low. Similarly, for a write operation, valid addresses are also latched during the first phase, while data is actually written into the addressed location during the second phase.

These sequential reads occur in a pipe-lined manner, where data or instructions are read from one array during the same phase when addresses for a subsequent read from the other array are latched.

Similarly, alternating consecutive writes to the two memory arrays are possible as long as the minimum 2-phase write operation cycle is met with correct timings.

A write operation to a memory array can occur in the phase that immediately precedes or follows a read operation from the other array.

It is not possible to write to or read from both arrays at the same time. Nor is it possible to do more than one read or write per phase. It is not possible to read from or write to the same array in consecutive phases because of the minimum 2-phase read/write operation cycle requirements. See the Function Table on page 881 for a detailed listing of prohibited operations, as well as legitimate read and write modes.

Array A and B are interchangeable and can arbitrarily be designated as for data or instruction storage.

Depth Expansion

Overview

Each HM62A2016 has a latched active high chip select input (CS) as well as an active low input ($\overline{\text{CS}}$). Depth expansion is achieved by connecting address line (A13) into CS and $\overline{\text{CS}}$ inputs of two HM62A2016's and grounding or tying to V_{CC} the other remaining chip select of each device, as shown in figure 1. Corresponding (A or B) control inputs ($\overline{\text{OE}}$, $\overline{\text{WE}}$, and ALE) of depth–expanded HM62A 2016's should be tied together.

The latched chip select function of the HM62A2016 is designed to permit one array to be latched "on" (active for read or write access) while the other corresponding array of a different device is turned "off".

Detailed Description

The current states of CS and \overline{CS} are latched onchip by the falling edge of ALEA or ALEB. An "array select" state (both CS = 1 and $\overline{CS} = 0$), that passes through a single transparent Latch (A or B) and meets t_{CSL} timing, will permit that particular array (A or B) to be active for read and write access. An array in a selected state will remain active as long as its ALE input remains low. If an array select state is recognized by both transparent latches (A and B), then both arrays for that HM62A2016 device will be active.

A "deselect" state (either CS=0 or $\overline{CS}=1$) that propagates through a single transparent latch (A or B) and meets the minimum specified chip select setup time will disable both read and write access to that respective array (Array A or Array B). If a deselecting input state passes through both transparent latches A and B, then read and write access to both arrays is disabled.

Example

An example of consecutive reads from two depth-expanded HM62A2016's is shown in Read Cycle No.2. In the first phase, an instruction is read from the I-cache of the "low RAM". At the beginning of this phase, A13 transitions from low to high and causes the selection of the D-cache array of the "high RAM" for a read operation in the following phase. This high A13 state also deselects the D-cache array of the "low RAM" for the following phase.

Consecutive operations are possible because the latching of A13 to select or deselect an array can occur in the same phase as a read or write operation from another array of a different HM62A2016.

As a further example, the timings for a depth-expanded store-load sequence are shown in Write Cycle No.2 on page 890.




Figure 1 $16k \times 20 \times 2$ Cache SRAM from two $8k \times 20 \times 2$ Cache SRAMs

Absolute Maximum Ratings

Item	Symbol	Value	Unit
Supply voltage relative to V _{SS}	V _{CC}	-0.5 ^{*1} to +7.0	Y
Voltage on any input pin relative to V _{SS}	Vin	-0.5^{*1} to $V_{CC} + 0.3$	V
Power dissipation	P _T	2.0	W
Operation temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-10 to +85	°C

Note: 1. Vin min = -2.5 V for pulse width ≤ 10 ns.

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C, exceeding minimum air flow requirement: see page 891)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.75	5.0	5.25	V
	V _{SS}	0	0	0	V
Input high (logic 1) voltage	V _{IH}	2.2		V _{CC} +0.3	٧
Input low (logic 0) voltage	V _{IL}	-0.5 ^{*1}	·	0.8	٧

Notes: 1. V_{IL} min = -2.0 V for pulse width \leq 10 ns.

2. The supply voltage with all V_{CC} pins must be on the same level. The supply voltage with all V_{SS} pins must be on the same level.

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 5%, V_{SS} = 0 V, exceeding minimum air flow requirement : see page 891)

Parameter	Symbo	l Min	Тур	Max	Unit	Test conditions
Input leakage current	l _{Ll}			2.0	μΑ	V _{CC} = Max. Vin = V _{SS} to V _{CC}
Output leakage current	ll _{LO} l	1 	-	2.0	μА	Output disable V _{I/O} = V _{SS} to V _{CC}
Active operating power supply current	lcc		<u></u>	330	mA	$\begin{aligned} &\text{Vin} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}, \\ &\text{outputs open load,} \\ &\text{lout} = 0 \text{ mA} \\ &\text{tcycle} = \text{Min. cycle} \\ &\overline{\text{CS}} = \text{V}_{\text{IL}} \text{ max} \\ &\text{CS} = \text{V}_{\text{IH}} \text{ min} \end{aligned}$
Output low voltage	V _{OL}			0.4	٧	I _{OL} = 8 mA
Output high voltage	V _{OH}	2.4			٧	I _{OH} = -4mA

Note: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and specified loading.

Capacitance (Ta = 25°C, f = 1 MHz)* 1

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	Cin		5	pF	Vin = 0 V
Input / Output capacitance	C _{I/O}		10	pF	V _{I/O} = 0 V


Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 5\%$, Ta = 0 to +70°C, exceeding minimum air flow requirement : see page 891)

Test Conditions

- Input and output timing reference levels: 1.5 V
- Input pulse levels: V_{SS} to 3 V

- Input rise and fall times: 3 ns
- Output load: See figures



Read Cycle

	Frequency:	33 1	ИНz	25 N	ИНz	20 N	ИНz	16.67	MHz	
			A2016 7		A2016 20	HM62 -2	A2016 25		A2016 BO	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	17		20	-	25		30		ns
Address valid to output valid	t _{AA}		17		20	_	25	_	30	ns
Chip select access time	t _{ACS} *1	-	17	-	20		25		30	ns
Output enable low to output valid	t _{OE}		7		7		8	_	8	ns
Output enable low to output low-Z	tolz	1		2		2		2	-	ns
Output enable high to output high-Z	tonz	0	7	0	7	0	8	0	8	ns
Output hold from latch enable	t _{LOH}	3		3		3	_	3		ns
Address setup to latch enable low	[†] ASL	5		5		5		5	_	ns
Address hold from latch enable low	^t AHL	2		2	_	2		2		ns

	Frequency:	33 N	ИHz	25 N	ИHz	20 N	ИHz	16.67	MHz	
		HM62 -1	A2016 7	HM62 -2	A2016 20	HM62 -2	A2016 25		A2016 30	. 1 12
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Chip select setup to latch enable low	t _{CSL} *1	5	-	5		5		5		ns
Chip select hold from latch enable low	t _{CSH} *1	2	_	2		2		2		ns
Output enable separation time	t _{OSP}	2		2	_	2		2		ns
Latch high to address valid	t _{LAV}	3		3		3		3	-	ns

Note: 1. Indicates depth expansion parameter only. These parameters apply for both CS and $\overline{\text{CS}}$.


Write Cycle

	Frequency:	33 N	ИHz	25 N	ИHz	20 1	ЛHz	16.67	MHz	
		HM62 -1	A2016 7	HM62 -2	A2016 20		A2016 25	HM62 -3	A2016 80	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	t _{WC}	17		20		25		30		ns
Address valid to end of write	t _{AW}	12		15		20		25		ns
Data valid to end of write	t _{DS}	6		8		8		10		ns
Data hold from end of write	^t DH	0		0		0		0		ns
Write pulse width	t _{WP}	10		15		17		22		ns
Chip enable to end of write	t _{CW} *1	12		15		20		25		ns
Address setup time before write start	t _{AS}	0		0	_	0		0	-	ns
Latch enable hold from end of write	t _{WHL}	0	-	0		0		0		ns
Address setup to latch enable low	tASL	5		5		5	_	5		ns
Address hold from latch enable low	t _{AHL}	2		2		2		2		ns
Chip select setup to latch enable low	t _{CSL} *1	5		5	_	5		5		ns
Chip select hold from latch enable lov	t _{CSH} *1	2		2	_	2		2		ns
Read/write separation time	t _{RWS}	2		2		2		2		ns
Latch high to address valid	t _{LAV}	3	-	3	_	3		3	-	ns

Note: 1. Indicates depth expansion parameter only. These parameters apply for both CS and $\overline{\text{CS}}$.

Timing Waveforms


Read Cycle No.1 ($\overline{CS} = low$, CS, \overline{WEA} , $\overline{WEB} = high$)



- Notes: 1. All timing parameters are measured with output load A unless otherwise noted.
 - 2. Read cycle time (t_{BC}) refers to read operations with current addresses applied to a transparent (high) latch.
 - Read timing parameters are referenced from the last valid address to the first transition address.
 - 3. Transition is measured ±200 mV from steady state voltage with output load B for toLz and toHz. These parameters are sampled and not 100% tested.


Read Cycle No. 2 (\overline{WEA} , \overline{WEB} = high)

(Consecutive Reads from Two Depth-expanded HM62A2016's)



Note: 1. All other non depth-expansion parameters shown in Read Cycle No. 1 still apply, and are not shown for simplicity.

Write Cycle No. 1 ($\overline{CS} = low$, CS, $\overline{WEA} = high$)




Notes: 1. All timing parameters are measured with output load A unless otherwise noted.

- 2. Write cycle time refers to write operations with current addresses applied to a transparent (high) latch.
- 3. Transition is measured $\pm 200 \text{mV}$ from steady state voltage with output load B for t_{OLZ} , t_{OHZ} . These parameters are sampled and not 100% tested.


Write Cycle No. 2 ($\overline{WEA} = high$)

(Store-Load Sequence of Two Depth-expanded HM62A2016's)



Note: 1. All other non depth-expansion parameters shown in Write Cycle No. 1 still apply, and are not shown for simplicity.

Air Flow Requirements



Dual 8,192-word × 20-bit Static Cache Memory

The HM62A2017 is a high speed 327680-bit cache memory organized as two banks of 8192 words by 20 bits. The device includes dual address latches, dual chip select latches, data multiplexer with multiple chip enables and output enables. It can be used in a cache memory system adopting Harvard architecture which requires separate instruction and data storages.

Features

- High speed: up to 33 MHz operation Address access time: 17/20/25/30 ns Output enable access time: 7/7/8/8 ns
- Dual 8k × 20 memory arrays with data multiplexer
- · Dual latches for address and chip select inputs
- Expandable both in width and depth Two separate chip selects
- 68-pin PLCC

Ordering Information

Type No.	Access time	Package
HM62A2017CP-17	17 ns	68-pin
HM62A2017CP-20	20 ns	(CP-68)
HM62A2017CP-25	25 ns	
HM62A2017CP-30	30 ns	

131,072-word × 9(8)-bit Synchronous Cache SRAM

Features

- · For high speed cache memory applications
- Pipeline access capability with on-chip address, strobe and I/O resisters
- Organization: 128 kword x 9(8) bit
- SOJ 32-pin
- TTL I/O


Main Characteristics

Item	Spec.	Remarks
Clock cycle time	20 ns (min)	
Clock to data valid	10 ns (max)	
Power dissipation	825 mW (max)	50 MHz

Ordering Information

Type No.	Clock cycle time	Package
HM62A9128JP-20	20 ns	32-pin 400 mil
HM62A8128JP-20	20 ns	(CP-32D)

Pin Arrangement



Pin Description

Pin name	Function
A0 – A16	Address
I/O0 — I/O8	Input/output
WE	Write enable
ŌĒ	Output enable
CE	Chip enable
CLK	Clock input
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection (for x 8)

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

ECL RAM

HM10494 Series

16384-word × 4-bit Fully Decoded Random Access Memory

The HM10494 is ECL 10K compatible, 16384-word by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

Features

16384-word × 4-bit organization

Fully compatible with 10K ECL level

Address access time: 10/12 ns (max)

Write pulse width: 6/8 ns (min) Low power dissipation: 800 mW (typ)

Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access Time	Package
HM10494-10	10 ns	400 mil 28-pin
HM10494-12	12 ns	Cerdip (DG-28N)
HM10494JP-12	12 ns	300 mil 28-pin
		Plastic SOJ (CP-28DN)


Function Table

	Input		Output	Mode	
CS	$\overline{\overline{WE}}$	Din	Output	Mode	
Н	×	×	L	Not Selected	
L	L	L	L	Write "0"	
L	L	Н	L	Write "1"	
L	Н	×	Dout*1	Read	


Notes: x; Irrelevant

*1; Read Out Noninvert

Block Diagram



Pin Arrangement



HM10494 Series

Absolute Maximum Ratings (Tj = 125°C max*1, Ta = 25°C*2)

		SOJ	Cerdip	
Item	Symbol	Rating	Rating	Unit
Supply voltage	VEE to VCC	+0.5 to -7.0	+0.5 to -7.0	V
Input voltage	Vin	+0.5 to Vee	+0.5 to Vee	V
Output current	Iout	-30	-30	mA
Power dissipation	Рт	1.0		W
Operating temperature	Topr	0 to +75*4		°C
Storage temperature	Tstg	-55 to +125	-65 to +150	°C
Storage temperature	Tstg (Bias)*3	-10 to +85*4	-55 to +125	°C

Notes: 1. SOJ
2. Cerdip
3. Under bias (VEE = -6 Vmin)
4. Case temperature; Tc

Electrical Characteristics

DC Characteristics (VEE=-5.2 V, RL= 50Ω to -2.0 V, Tc=0 to $+75^{\circ}$ C¹⁾ Ta=0 to $+75^{\circ}$ C²⁾, air flow exceeding 2 m/sec)

Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test Conditions	
		-1000		-840			0°C
	Vон	-960		-810	mV		+25°C
O was Walter	•	-900		-720		Vin = Viha or Vilb	+75°C
Output Voltage		-1870	_	-1665		VIII — VIHA OI VILB	0°C
	Vol	-1850		-1650			+25°C
		-1830		-1625			+75°C
		-1020					0°C
	Vонс	-980		_			+25°C
		-920			mV	Vin = Vihb or Vila	+75°C
Output Threshold Voltage	Volc _			-1645	111 V	Vin = VihB or Villa	0°C
				-1630			+25°C
				-1605			+75°C
	VIH	-1145		-840	-	Guaranteed Input Voltage	0°C
		-1105		-810		High for All Inputs	+25°C
v . 37 1.		-1045		-720	3.7		+75°C
Input Voltage		-1870		-1490	mV	Guaranteed Input Voltage	0°C
	VIL	-1850		-1475		Low for All Inputs	+25°C
	•	-1830		-1450			+75°C
	Ін			220	_	Vin = Viha	0 to +75°C
Input Current	In -	0.5		170	π.	CS CS	0 to 1750C
		-50			μΑ	$Vin = V_{ILB} \qquad Others$	- 0 to +75°C
		-200		-		All Inputs and Outputs	Ta = 0°C
Supply Current	IEE	-200			mA	Open	Ta = 75°C

Notes: 1. SOJ 2. Cerdip

AC Characteristics (VEE=-5.2 V $\pm 5\%$, Tc=0 to +75°C¹¹ Ta=0 to +75°C², air flow exceeding 2 m/sec) **Read Mode**

	0 . 1 . 1	HM	HM10494-10		HM10494-12				m . C !!::
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Chip Select Access Time	tacs			6			8	ns	
Chip Select Recovery Time	trcs			6			8	ns	
Address Access Time	taa			10			12	ns	

HM10494 Series

Write Mode

Item	Symbol	HM	HM10494-10			HM10494-12			Test Conditions
	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test Collattions
Write Pulse Width	tw	6			8			ns	twsa = twsa min
Data Setup Time	twsp	2	_		2			ns	
Data Hold Time	twhD	2			2			ns	-
Address Setup Time	twsa	2			2			ns	tw = tw min
Address Hold Time	twha	2			2			ns	***************************************
Chip Select Setup Time	twscs	2			2			ns	-
Chip Select Hold Time	twncs	2			2		 .	ns	-
Write Disable Time	tws			6			8	ns	-
Write Recovery Time	twr			12			14	ns	<u>.</u>

Notes: 1. SOJ

2. Cerdip

Rise/Fall Time

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Output Rise Time	tr		2		ns	
Output Fall Time	tf		2		ns	


Capacitance (SOJ)

Item	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin		3		pF	WE
			2		pF	Others
Output capacitance	Cout		3		pF	

Capacitance (Cerdip)

Item	Symbol	Min	Тур	Max	Unit	Test condition	
Input capacitance	Cin		5	— r		$\overline{\text{WE}}, \overline{\text{CS}}, \text{DI1}, \text{DI2}$	
			3		pF	Others	
Output capacitance	Cout	_	3		pF		

HM10494 Series



65536-words x 1-bit Fully Decoded Random Access Memory

The HM10490 is ECL 10k compatible, 65536-words by 1-bit, read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

Features

- 65,536-words x 1-bit organization
- Fully compatible with 10k ECL level

- Low power dissipation 570mW (typ.)
- Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access Time	Package
HM10490-10	10 ns	200 - 11 22 - 1 - (DC 201)
HM10490-12	12 ns	300mil 22pin Cerdip (DG-22N)


Function Table

	Input		0	Mode	
CS	WE	Din	Output	Mode	
Н	×	×	L	Not Selected	
L	L	L	L	Write "0"	
L	L	Н	L	Write "1"	
L	Н	×	Dout*	Read	

Notes) ×: Irrelevant

*: Read Out Noninvert

Block Diagram




Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply Voltage	VEE to VCC	+0.5 to -7.0	V
Input Voltage	Vin	+0.5 to VEE	V
Output Current	Lout	-30	mA
Storage Temperature	T_{stg}	-65 to +150	°C
Storage Temperature	T _{stg} (Bias)*	-55 to +125	°C

^{*}Under Bias (VEE=-6Vmin)

Pin Arrangement



Electrical Characteristics

DC Characteristics (V_{EE} = -5.2V, R_L = 50 Ω to -2.0V, Ta = 0 to +75°C, air flow exceeding 2m/sec)

Item	Symbol	min(B)	typ	max(A)	Unit	Test Condition	
1.0		-1000		-840			0°C
	Vон	-960		-810			+25℃
		-900	-	-720	* 7	V - V - V -	+75℃
Output Voltage		-1870		-1665	mV	$V_{in} = V_{IHA}$ or V_{ILB}	0°C
	Vol	-1850		-1650			+ 25°C
		-1830	-	-1625			+75℃
Output Threshold Voltage		-1020					0°C
	Vонс	-980					+25℃
		- 920	_		* 7	V _{in} =V _{IHB} or V _{ILA}	+75℃
			_	-1645	mV	VIN - VIHB OI VILA	0°C
	Volc			-1630			+25°C
				-1605			+75℃
		-1145	_	-840			0°C
	VIH	-1105		-810		Guaranteed Input Voltage High for All Inputs	+ 25℃
		-1045		-720	mV	8	+75℃
Input Voltage		-1870		-1490	mv		0℃
	V_{IL}	- 1850		-1475		Guaranteed Input Voltage Low for All Inputs	+25℃
		-1830	_	-1450		20.1.101.111.111.111	+75°C
	IIH			220		$V_{in} = V_{IHA}$	0 to+75℃
Input Current	-	0.5		170	μΑ	$\overline{\overline{CS}}$ $V_{in} = V_{ILB}$	0 to ± 75°C
	IIL	-50				Others V in – V ILB	0 to+75°C
		-180		_			0℃
Supply Current	IEE	-180	_	-	mA	All Inputs and Outputs Open.	+ 75°C

AC Characteristics ($V_{EE} = -5.2V \pm 5\%$, Ta = 0 to +75°C, air flow exceeding 2m/sec)

Read Mode		HM10490-10			HM10490-12				
Item	Symbol	min	typ	max	min	typ	max	Unit	Test Condition
Chip Select Access Time	tacs			6			8	ns	
Chip Select Recoverry Time	trcs			6		. —	8	ns	
Address Access Time	taa		_	10			12	ns	

Write Mode		Н	HM10490-10			HM10490-12			
Item	Symbol	min	typ	max	min	typ	max	Unit	Test Condition
Write Pulse Width	tw	6			8			ns	twsa=twsamin
Data Setup Time	twsp	2			2			ns	
Data Hold Time	t whd	2			2			ns	
Address Setup Time	twsa	2			2			ns	tw=twmin
Address Hold Time	twha	2			2			ns	
Chip Select Setup Time	twscs	2			2			ns	
Chip Select Hold Time	twncs	2			2			ns	
Write Disable Time	tws			6			8	ns	
Write Recovery Time	twr			12			14	ns	

Rise/Fall Time


Item	Symbol	min(B)	typ	max(A)	Unit	Test Condition
Output Rise Time	tr		2		ns	
Output Fall Time	tr		2		ns	

Capacitance


Item	Symbol	min(B)	typ	max(A)	Unit	Test Condition
Input Capacitance	Cin	_	3		pF	
Output Capacitance	Cout		5		pF	

Test Circuit and Waveforms


Loading Condition




Input Pulse



Read Mode



Write Mode



HM10500-15


262144-words x 1-bit Fully Decoded Random Access Memory

HM10500-15 is ECL 10K compatible, 262144-words x 1-bit, read/write random access memory developed for high speed systems such as main memories for super computers.


Features

- 262,144-words × 1-bit organization
- · Fully compatible with 10K ECL level
- Address access time : 15ns (max)
- Write pulse width : 10ns (min)
 Low power dissipation : 520mW (typ)
- · Output obtainable by wired-OR (open emitter)

Block Diagram



Pin Arrangement



Function Table

Input			Output	Mode	
CS	WE	Din	Ουτρατ		
Н	X	X	L	Not Selected	
L	L	L	L	Write "0"	
L	L	Н	L	Write "1"	
L	Н	X	Dout*	Read	

Notes) X : Irrelevant

: Read Out Noninvert

Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Rating	Unit
Supply Voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V
Input Voltage	V _{in}	+0.5 to V _{EE}	V
Output Current	lout	-30	mA
Storage Temperature	T _{stg}	65 to +150	°C
Storage Temperature	T _{stg} (Bias)*	-55 to +125	°C

^{*} Under Bias (V_{EE} = -6Vmin)

Electrical Characteristics

DC Characteristics (V_{EE} =-5.2V, R_L =50 Ω to -2.0V, T_a =0 to +75 $^{\circ}$ C, air flow exceeding 2m/sec)

Item	Symbol	min (B)	typ	max (A)	Unit	Test Condition	
		-1000	_	-840			0°C
	v_{oh}	-960		-810			+25°C
		-900	_	–720			+75°C
Output Voltage		-1870		-1665	- mV	V _{in} =V _{IHA} or V _{ILB}	0°C
	VoL	-1850		-1650			+25° C
		-1830		-1625	_'		+75°C
		-1020	_	-	_		0°C
	v_{ohc}	-980	_	-	-		+25° C
Output Threshold		-920	_	-	\/		+75°C
Voltage	V _{OLC}		-	-1645	- mV	V _{in} =V _{IHB} or V _{ILA}	0°C
		_	_	-1630	-	•	+25°C
				-1605		· · ·	+75° C
	V _{IH}	-1075	_	-840	_		0°C
		-1055	_	-810		Guaranteed Input Voltage High for All Inputs	+25° C
Lance Malaan		-1045	_	–720	- - mV	· · · · · · · · · · · · · · · · · · ·	+75°C
Input Voltage		-1870	_	-1550	- 1110		0°C
	VIL	-1850	-	-1525	_	Guaranteed Input Voltage Low for All Inputs	+25°C
		-1830	_	-1475	_	Lott for the impact	+75° C
	I _{IH}	_		220		V _{In} =V _{IHA}	0 to +75°C
Input Current		0.5	_	170		CS	0 to +75°C
	ال	-50	_		- μΑ	Others V _{in} =V _{ILB}	0 10 +/5 C
Comple Company		-180	-	<u> </u>	m ^	All Inputs and Outputs Open,	Ta=0°C
Supply Current	EE	-180	_	-	- mA	Test Pin 12	Ta=75°C

AC Characteristics (V_{EE} =-5.2V±5%, Ta=0 to +75°C, air flow exceeding 2m/sec)

Read Mode

item	Symbol	min	typ	max	Unit	Test Condition
Chip Select Access Time	^t ACS	_	_	15	ns	
Chip Select Recovery Time	t _{RCS}	_		10	ns	
Address Access Time	t _{AA}	-		15	ns	

HM10500-15

Write Mode						
Item	Symbol	min	typ	max	Unit	Test Condition
Write Pulse Width	t _W	10	_	_	ns	t _{WSA} =2ns
Data Setup Time	twsp	2		-	ns	
Data Hold Time	twHD	3	-	_	ns	
Address Setup Time	twsA	2			ns	t _W =10ns
Address Hold Time	^t wha	3	_	-	ns	
Chip Select Setup Time	twscs	2	_	_	ns	
Chip Select Hold Time	twncs	3	_	_	ns	•
Write Disable Time	tws	_		10	ns	
Write Recovery Time	twe	_	_	18	ns	


Rise/Fall Time

item	Symbol	min	typ	max	Unit	Test Condition
Output Rise Time	t _r	-	2	-	ns	
Output Fall Time	t _f	_	2	-	ns	

Capacitance

Item	Symbol	min	typ	max	Unit	Test Condition
Input Capacitance	C _{in}	_	3	, -	pF	
Output Capacitance	Cout	-	5	_	pF	

Test Circuit and Waveforms



HM100494/HM101494 Series

16384-Word × 4-Bit Fully Decoded Random Access Memory

The HM100494/HM101494 are ECL 100K compatible, 16384-words by 4-bits read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

Features

- 16384 × 4-bits organization
- Fully compatible with 100k ECL level
- Address access time: 8/10/12 ns (max)
- Write pulse width: 5/6/8 ns (min)
- Low power dissipation:


100K: 650 mW (typ) 101K(10/12 ns): 730 mW (typ) 101K(8 ns): 800 mW (typ)

• Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access time	Package
HM100494JP-10	10 ns	300-mil 28-pin plastic SOJ
HM100494JP-12	12 ns	(CP-28DN)
HM101494JP-8	8 ns	
HM101494JP-10	10 ns	
HM101494JP-12	12 ns	
HM101494-10	10 ns	400-mil 28-pin cerdip
HM101494-12	12 ns	(DG-28N)
HM101494F-8	8 ns	28-pin ceramic flat (FG-28D)


Pin Arrangement



Pin Description

Pin name	Function
A0 – A13	Address input
DI1 – DI4	Data input
DO1 – DO4	Data output
WE	Write enable
CS	Chip select
V _{CC} /V _{CCA}	Ground
V _{EE}	Supply voltage

Block Diagram



Function Table

Input

CS	WE	Din	Output	Mode
Н	X*1	×*1	L	Not selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	X*1	Dout*2	Read

- Notes: 1. Irrelevant
 - 2. Read out noninvert

Absolute Maximum Ratings (Tj = 125° C max^{*1}, Ta = 25° C^{*2})

		SOJ	Cerdip, ceramic flat	
Item	Symbol	Rating	Rating	Unit
Supply voltage	V _{EE} to V _{CC}	+0.5 to -7.0	+0.5 to -7.0	V
Input voltage	Vin	+0.5 to V _{EE}	+0.5 to V _{EE}	V
Output current	lout	-30	-30	mA
Power dissipation	P _T	1.0		W
Operating temperature	Topr	0 to + 85*4		°C
Storage temperature	Tstg	-55 to +125	-65 to +150	°C
Storage temperature	Tstg (Bias)*3	-10 to +85 ^{*4}	-55 to +125	°C

- Notes: 1. SOJ
 - 2. Cerdip, ceramic flat
 - 3. Under bias ($V_{EE} = -6 \text{ Vmin}$)
 - 4. Case temperature; Tc

DC Characteristics $(V_{EE} = -4.5 \text{ V}^{*1}, V_{EE} = -5.2 \text{ V}^{*2}, R_L = 50\Omega \text{ to } -2.0 \text{ V}, T_c = 0 \text{ to } +85^{\circ}\text{C}^{*1}, *^3, T_c = 0 \text{ to } +75^{\circ}\text{C}^{*2}, *^3, T_a = 0 \text{ to } +75^{\circ}\text{C}^{*2}, *^4$ air flow exceeding 2 m/sec)

item	Symbol	Min (B)	Тур	Max (A)	Unit	Test conditions
Output voltage	V _{OH}	-1025	-955	-880	mV	Vin = V _{IHA} or V _{ILB}
	V _{OL}	-1810	-1715	-1620	mV	
Output threshold voltage	V _{OHC}	-1035	-		mV	Vin = V _{IHB} or V _{ILA}
	V _{OLC}			-1610	mV	
Input voltage	V _{IH}	-1165		-880	mV	Guaranteed input voltage
	V _{IL}	-1810		-1475	mV	High/low for all inputs
Input current	Iн			220	μА	Vin = V _{IHA}
	I _{IL}	0.5		170	μА	CS Vin = V _{ILB}
1		50	<u> </u>		μА	Others
Supply current (8 ns)	IEE	-220	-	_	mA	All inputs and outputs open
Supply current (10/12 ns)	IEE	-200			mA	All inputs and outputs open

- Notes: 1. 100K type
 - 2. 101K type
 - 3. SOJ, Čeramic flat
 - 4. Cerdip

AC Characteristics $(V_{EE} = -4.5 \text{ V} \pm 5\%^{*1}, V_{EE} = -5.2 \text{ V} \pm 5\%^{*2}, \text{ Tc} = 0 \text{ to} +85^{\circ}\text{C}^{*1}, *^{3}, \text{ Tc} = 0 \text{ to} +75^{\circ}\text{C}^{*2}, *^{3}, \text{ Ta} = 0 \text{ to} +75^{\circ}\text{C}^{*2}, *^{4}$

air flow exceeding 2 m/sec)

Read Mode

		HM101494-8			HM100494-10/12 HM101494-10/12				
item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Chip select access time	^t ACS			6			6/8	ns	
Chip select recovery time	t _{RCS}			6	-		6/8	ns	
Address access time	t _{AA}			8			10/12	ns	

Write Mode

		HM101494-8		HM100494-10/12 HM101494-10/12					
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Write pulse width	t _W	5			6/8			ns	t _{WSA} = t _{WSA} min
Data setup time	t _{WSD}	1			2/2			ns	
Data hold time	twHD	2			2/2			ns	
Address setup time	twsa	1			2/2			ns	t _W = t _W min
Address hold time	t _{WHA}	2			2/2			ns	
Chip select setup time	twscs	1			2/2			ns	
Chip select hold time	twhcs	2			2/2			ns	
Write disable time	tws			6			6/8	ns	
Write recovery time	t _{WR}			10			12/14	ns	

Rise/Fall Time

Item	Symbol	Min	Тур	Max	Unit	Test conditions
Output rise time	t _r		2		ns	
Output fall time	t _f		2		ns	

Notes: 1. 100K type

2. 101K type

3. SOJ, Cramic flat

4. Cerdip

Capacitance (SOJ)


Item	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin		3	-	pF	WE
			2		pF	Others
Output capacitance	Cout		3		рF	

Capacitance (Cerdip, Ceramic Flat)


Item	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin		5		pF	WE, CS, DI1, DI2
			3	-	pF	Others
Output capacitance	Cout		3		pF	

Test Circuit and Waveforms

Loading Condition




Input Pulse




Notes: 1. 8 ns 2. 10/12 ns

Read Mode



Write Mode



65536-Word × 1-Bit Fully Decoded Random Access Memory

The HM101490 is ECL 100K compatible, 65536-word by 1-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.

Features

- 65536 × 1-bit organization
- Fully compatible with 100K ECL level
- Address access time: 10/12 ns (max)
- Write pulse width: 6/8 ns (min)
- Low power dissipation: 570 mV (typ)
- Output obtainable by wired-OR (open emitter)


Ordering Information

Type No.	Access time	Package		
HM101490JP-10	10 ns	300-mil 24-pin plastic SOJ (CP-24D) 300-mil 22-pin cerdip		
HM101490JP-12	12 ns			
HM101490-10	10 ns			
HM101490-12	12 ns	(DG-22N)		


Pin Description

Pin name	Function
A0 – A15	Address input
Din	Data input
Dout	Data output
WE	Write enable
CS	Chip select
V _{CC}	Ground
V _{EE}	Supply voltage

Pin Arrangement



Block Diagram



Function Table

Input

CS	WE	Din	Output	Mode
Н	×*1	×*1	L	Not selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×*1	Dout*2	Read

Notes: 1. Irrelevant

2. Read out noninvert

Absolute Maximum Ratings (Tj = 125°C max*1, Ta = 25°C*2)
SOJ Cerdin

	201	Ceraip		
Symbol	Rating	Rating	Unit	
V _{EE} to V _{CC}	+0.5 to -7.0	+0.5 to -7.0	V	
Vin	+0.5 to V _{EE}	+0.5 to V _{EE}	V	· · · · · · · · · · · · · · · · · · ·
lout	-30	-30	mA	
P _T	1.0		W	
Topr	0 to +85*4		°C	
Tstg	-55 to +125	-65 to +150	°C	
Tstg (Bias)*3	-10 to +85*4	-55 to +125	°C	
	V _{EE} to V _{CC} Vin lout P _T Topr Tstg	Symbol Rating V _{EE} to V _{CC} +0.5 to -7.0 Vin +0.5 to V _{EE} lout -30 P _T 1.0 Topr 0 to +85*4 Tstg -55 to +125	Symbol Rating Rating V _{EE} to V _{CC} +0.5 to -7.0 +0.5 to -7.0 Vin +0.5 to V _{EE} +0.5 to V _{EE} lout -30 -30 P _T 1.0 Topr 0 to +85*4 Tstg -55 to +125 -65 to +150	Symbol Rating Rating Unit V _{EE} to V _{CC} +0.5 to -7.0 +0.5 to -7.0 V Vin +0.5 to V _{EE} +0.5 to V _{EE} V lout -30 -30 mA P _T 1.0 — W Topr 0 to +85*4 — °C Tstg -55 to +125 -65 to +150 °C

Note: 1. SOJ

2. Cerdip

3. Under Bias ($V_{EE} = -6 \text{ V min}$)

4. Case temperature: To

DC Characteristics $(V_{EE} = -5.2 \text{ V}, R_L = 50 \Omega \text{ to } -2.0 \text{ V}, T_c = 0 \text{ to } +75^{\circ}\text{C}^{*1}, T_a = 0 \text{ to } +75^{\circ}\text{C}^{*2} \text{ air flow exceeding 2 m/sec})$

Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test condition	ns	
Output voltage	V _{OH}	-1025	-1025 - 955		mV	Vin = V _{IHA} or V _{ILB}		
	V _{OL}	-1810	-1715	-1620	mV			
Output threshold voltage	V _{OHC}	-1035	-		mV	Vin = V _{IHB} or \	'ILA	
	V _{OLC}	-		-1610	mV			
Input voltage	V _{IH}	-1165		-880	mV	Guaranteed input voltage		
	V _{IL}	-1810		-1475	mV	High/low for all inputs		
Input current	lін			220	μА	Vin = V _{IHA}		
	I _{IL}	0.5		170	μΑ	Vin = V _{ILB}	CS	
		-50	-		μA		Others	
Supply current	IEE	-180			mA	All inputs and outputs open		

Notes: 1. SOJ

2. Cerdip

AC Characteristics ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $T_{C} = 0 \text{ to } +75^{\circ}\text{C}^{*1}$, $T_{C} = 0 \text{ to } +75^{\circ}\text{C}^{*2}$ air flow exceeding 2 m/sec)

Read Mode

	Symbol	HM101490-10			HM101490-12				
Item		Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Chip select access time	^t ACS			6		_	8	ns	
Chip select recovery time	t _{RCS}			6			8	ns	
Address access time	t _{AA}			10			12	ns	

Write Mode

vviite ividue		HM101490-10		HM101490-12					
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Write pulse width	t _W	6			8	_		ns	t _{WSA} = t _{WSA} min
Data setup time	twsp	2			2	_		ns	
Data hold time	t _{WHD}	2			2			ns	
Address setup time	twsa	2			2			ns	$t_W = t_W min$
Address hold time	twhA	2			2			ns	
Chip select setup time	twscs	2			2		-	ns	
Chip select hold time	W _{HCS}	2			2	-		ns	
Write disable time	t _{WS}	 -		6			8	ns	
Write recovery time	t _{WR}			12			14	ns	

Notes: 1. SOJ

2. Cerdip

Rise/Fall Time


Item	Symbol	Min	Тур	Max	Unit	Test conditions
Output rise time	t _r	<u></u>	2		ns	
Output fall time	t _f	-	2		ns	

Capacitance


Item	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin		3	-	рF	
Output capacitance	Cout		5	-	pF	

Test Circuit and Waveforms


Loading Condition




Input Pulse



Read Mode



Write Mode



65536-Word × 4-Bit Random Access Memory

The HM100504/HM101504 are ECL 100K compatible, 65536-words by 4-bits read/write random access memory developed for high speed systems such as cache and control/buffer storage.


Features

- 65536-word × 4-bit organization
- Fully compatible with 100K ECL level
- 0.8 µm Hi-BiCMOS process
- Address access time: 10/12 ns (max)
- Write pulse width: 8/10 ns (min)
- Low power dissipation: 100K: 650 mW (typ)
 - 101K: 750 mW (typ)
- Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access time	Package		
HM100504JP-10	10 ns	400-mil 32-pin plastic SOJ		
HM100504JP-12	12 ns	(CP-32D)		
HM101504JP-10	10 ns			
HM101504JP-12	12 ns			
HM100504F-10	10 ns	28-pin ceramic flat		
HM100504F-12	12 ns	(30 mil lead pitch)		
HM101504F-10	10 ns	(FG-28DA)		
HM101504F-12	12 ns			


Pin Arrangement



Pin Description

Pin name	Function
A0 – A15	Address input
DI0 – DI3	Data input
D00 – D03	Data output
WE	Write enable
CS	Chip select
V _{CC}	Ground
V _{EE}	Supply voltage

Block Diagram



Function Table

Input

CS	WE	Din	Output	Mode
H	×*1	×*1	L	Not selected
L	ta din mininggalawa na manganan di manganan da manganan da manganan da manganan da manganan da manganan da man L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×*1	Dout *2	Read

Notes: 1. Irrelevant

2. Read out noninvert

Absolute Maximum Rating $(Tj = 125^{\circ}C \text{ max}^{*1}, Ta = 25^{\circ}C^{*2})$

		SOJ	Ceramic flat	
Item	Symbol	Rating	Rating	Unit
Supply voltage	V _{EE} to V _{CC}	+0.5 to -7.0	+0.5 to -7.0	V
Input voltage	Vin	+0.5 to V _{EE}	+0.5 to V _{EE}	V
Output current	lout	-30	-30	mA
Power dissipation	PT	1.2		W
Operating temperature	Topr	0 to +85*4		°C
Storage temperature	Tstg	-55 to + 125	-65 to + 150	°C
Storage temperature	Tstg (Bias) *3	-10 to + 85*4	-55 to + 125	°C

Notes: 1. SOJ

2. Ceramic flat

3. Under bias (VEE = -6 V min)

4. Case temperature

DC Characteristics (
$$V_{EE}$$
 = -4.5 V^{*1} , V_{EE} = -5.2 V^{*2} , R_L = 50 Ω to -2.0 V, T_C = 0 to +85°C*1, T_C = 0 to +75°C*2)

Item	Symbol	Min(B)	Тур	Max(A)	Unit	Test condition	n
Output voltage	V _{OH}	-1025	-955	-880	mV	Vin = V _{IHA} or	V _{ILB}
	V _{OL}	-1810	-1715	-1620	mV		
Output threshold	V _{OHC}	-1035			mV	Vin = V _{IHB} or	V _{ILA}
voltage	V _{OLC}			-1610	mV		
Input voltage	V _{IH}	-1165	_	-880	mV	Guaranteed input voltage High/low for all inputs	
	V _{IL}	-1810		-1475	mV	nightiow for a	iii iripuis
Input current	I _{IH}		_	220	μА	Vin = V _{IHA}	
	I _{IL}	0.5		170	μА	Vin = V _{ILB}	CS
		- 50			μA		Others
Supply current	IEE	-200			mA	All inputs and	outputs open

AC Characteristics (
$$V_{EE}$$
 = -4.5 V ± 5%*1, V_{EE} = -5.2 V ± 5%*2, Tc = 0 to +85°C*1, Tc = 0 to +75°C*2)

Read Mode

		HM101504-10 HM100504-10		HM101504-12 HM100504-12					
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test condition
Chip select access time	t _{ACS}			6			7	ns	
Chip select recovery time	t _{RCS}			6			7	ns	
Address access time	t _{AA}			10			12	ns	

Notes: 1. 100K type

2. 101K type

Write Mode

		HM101504-10 HM100504-10		HM101504-12 HM100504-12					
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test condition
Write pulse width	t _W	8			10			ns	t _{WSA} = t _{WSA} min
Data setup time	twsp	0			0			ns	
Data hold time	t _{WHD}	2	-		2			ns	
Address setup time	t _{WSA}	0			0			ns	t _W = t _W min
Address hold time	t _{WHA}	2			2			ns	
Chip select setup time	twscs	0			0			ns	
Chip select hold time	twncs	2			2			ns	
Write disable time	tws			6			7	ns	
Write recovery time	^t WR			12			14	ns	

Rise/Fall Time

Item	Symbol	Min	Тур	Max	Unit	Test condition
Output rise time	t _r		2		ns	
Output fall time	t _f		2		ns	

Capacitance


Item	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin	-	3		pF	
Output capacitance	Cout		5		pF	

Test Circuit and Waveforms


Test Condition

Test Circuit $V_{CC} \text{ (GND)}$ M.U.T. $R_L = 50 \Omega$ $C_L = 30 \text{ pF}$ (Includes probe and jig capacitance)


Input Pulse



Read Mode



Write Mode



262144-Word × 1-Bit Fully Decoded Random Access Memory

The HM100500/HM101500 are ECL 100K compatible, 262144-word × 1-bit read/write random access memory developed for high speed systems such as main memories for super computers.

Features

- 262144-word X 1-bit organization
- Fully compatible with 100K ECL level
- Address access time: 15/18 ns (max)
- Write pulse width: 10 ns (min)
- Low power dissipation: 500 mV (typ)
- Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access time	Package
HM100500CG-18	18 ns	28-pin LCC (CG-28B)
HM100500-18	18 ns	24-pin DIP (DG-24V)
HM100500F-18	18 ns	24-pin FPG (FG-24A)
HM101500-15	15 ns	24-pin DIP (DG-24V)
HM101500F-15	15 ns	24-pin FPG (FG-24A)


Function Table

Input

CS	WE	Din	Output	Mode
Н	×	×	L	Not selected
L	L	L	L	Write "0"
L	L	Н	L	Write "1"
L	Н	×	Dout*1	Read


Notes: X; Irrelevant

Pin Arrangement



^{*1;} Read out noninvert

Block Diagram



Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply voltage	V _{EE} to V _{CC}	+0.5 to -7.0	٧
Input voltage	Vin	+0.5 to V _{EE}	٧
Output current	lout	-30	mA
Storage temperature	Tstg	-65 to +150	°C
Storage temperature	Tstg (Bias)*1	-55 to +125	°C

Note: *1; Under bias ($V_{EE} = -6 \text{ V min}$)

DC Characteristics $(V_{EE} = -4.5V^{*1}, V_{EE} = -5.2 V^{*2}, R_L = 50 \Omega \text{ to } -2.0 \text{ V},$ $Tc = 0 \text{ to } +85^{\circ}C^{*1, *3}, Tc = 0 \text{ to } +75^{\circ}C^{*2, *3}, Ta = 0 \text{ to } +85^{\circ}C^{*1, *4},$

Ta = 0 to $+75^{\circ}$ C*2, *4 air flow exceeding 2 m/sec)

Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test condition	ons
Output voltage	V _{OH}	-1025	-955	-880	mV	Vin = V _{IHA} or	V _{ILB}
	V _{OL}	-1810	-1715	-1620	mV		
Output threshold voltage	V _{OHC}	-1035	-		mV	Vin = V _{IHB} or	V _{ILA}
	V _{OLC}	-		-1610	mV		
Input voltage	V _{IH}	-1165		-880	mV	Guaranteed in high/low for a	
	V _{IL}	-1810		-1475	mV	mgn/low for a	ii iiiputs
Input current	I _{IH}			220	μА	Vin = V _{IHA}	
	1	0.5		170	μА	Vin = V _{ILB}	CS
	l _{IL}	- 50		_			Others
Supply current	I _{EE}	-160 ^{*1} -200 ^{*2}			mA	All inputs and	outputs open

- Notes 1. 100 K type
 - 2. 101 K type
 - 3. Ceramic flat, LCC
 - 4. Cerdip

AC Characteristics $(V_{EE} = -4.5V \pm 5\%^{*1}, V_{EE} = -5.2 \text{ V} \pm 5\%^{*2}, \text{ Tc} = 0 \text{ to } +85^{\circ}\text{C}^{*1}, *3,$ Tc = 0 to $+75^{\circ}C^{*2}$, *3, Ta = 0 to $+85^{\circ}C^{*1}$, *4, Ta = 0 to $+75^{\circ}C^{*2}$, *4 air flow exceeing 2 m/sec)

Read Mode

Symbol	HM100500		HM101500					
	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
t _{ACS}			18 ^{*5}			15	no	
			15 ^{*6}			13	115	
^t RCS			18 ^{*5}			10	no	
	_		10 ^{*6}			10	115	
t _{AA}			18			15	ns	
	t _{ACS}	Symbol Min tACS — tRCS —	Symbol Min Typ tACS — — tRCS — —	Symbol Min Typ Max tACS — — 18*5 — — 15*6 tRCS — — 18*5 — — 10*6	Symbol Min Typ Max Min tACS — — 18*5 — — — 15*6 — tRCS — — 18*5 — — — 10*6 —	Symbol Min Typ Max Min Typ ^{t}ACS — — 18^{*5} — — ^{t}ACS — — 15^{*6} — — ^{t}ACS — — 18^{*5} — — ^{t}ACS — — 10^{*6} — —	Symbol Min Typ Max Min Typ Max ^{t}ACS — — 18^{*5} — — — 15 ^{t}RCS — — 18^{*5} — — — 10	Symbol Min Typ Max Min Typ Max Unit ^{t}ACS — — 18^{*5} — — — 15 ns ^{t}RCS — — 18^{*5} — — — 10 ns

Write Mode

		HM100500		HM101500					
Item	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Test conditions
Write pulse width	t _W	10			10			ns	t _{WSA} = 2 ns
Data setup time	twsp	2			2			ns	
Data hold time	twHD	3			3			ns	
Address setup time	t _{WSA}	2			2			ns	t _W = 10 ns
Address hold time	t _{WHA}	3			3	*******	-	ns	
Chip select setup	twscs	2			2			ns	
Chip select hold time	twhcs	3			3			ns	
Write disable time	tws			15 ^{*5}		****	entered to the distance of the second		<u></u>
				10 ^{*6}			10	ns	
Write recovery time	t _{WR}			21			18	ns	-

Notes

- 1. 100 K type
 2. 101 K type
 3. Ceramic flat, LCC
- 4. Cerdip
- 5. HM100500CG
- 6. HM100500/F

Rise/Fall Time


Item	Symbol	Min	Тур	Max	Unit	Test conditions
Output rise time	t _r		2		ns	
Output fall time	t _f		2		ns	

Capacitance


Item	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin		3	·	pF	
Output capacitance	Cout	-	5		pF	

Test Circuit and Waveforms


Loading Condition




Input Pulse



Read Mode



Write Mode



262,144-word × 4-bit Random Access Memory

The Hitachi HM101514 is ECL 100 K compatible, 262,144 words by 4 bits read/write random access memory developed for high speed systems.


Features

- 262,144-words × 4 bit organization
- Fully compatible with 100 K ECL level
- 0.8 µm Hi-BiCMOS process
- Address access time: 15 ns max
- Write pulse width: 9 ns min
- Low power dissipation: 800 mW typ
- Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access time	Package
HM101514F-15	15 ns	32-pin ceramic flat (30 mil lead pitch) (FG-32D)
HM101514JP-15	15 ns	400-mil 32-pin plastic SOJ (CP-32D)

Pin Arrangement




Pin Description

Pin name	Function
A0 – A17	Address input
DI0 – DI3	Data input
DO0 – DO3	Data output
WE	Write enable
CS	Chip select
V _{CC}	Ground
V _{EE}	Supply voltage

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Block Diagram



Function Table

Input

CS	WE	Din	Output	Mode
Н	X*1	X*1	L	Not selected
L	L	L	L	Write "0"
L	L .	Н	L	Write "1"
L	Н	X*1	Dout*2	Read

Notes: 1. Irrelevant.

2. Read out noninvert.

HM101514 Series

Absolute Maximum Rating (Tj = 125°C max^{*1}, Ta = 25°C^{*2})

		SOJ	Ceramic flat	
Item	Symbol	Rating	Rating	Unit
Supply voltage	V _{EE} to V _{CC}	+0.5 to -7.0	+0.5 to -7.0	V
Input voltage	Vin	+0.5 to V _{EE}	+0.5 to V _{EE}	V
Output current	lout	-30	-30	mA
Power dissipation	P _T	1.2		W
Operating temperature	Topr	0 to +85*4	Mainten	°C
Storage temperature	Tstg	-55 to +125	-65 to +150	°C
Storage temperature	Tstg (Bias)*3	-10 to +85*4	-55 to +125	°C

- Notes: 1. SOJ
 - 2. Ceramic flat
 - 3. Under bias ($V_{EE} = -6.0 \text{ V min}$)
 - 4. Case temperature

DC Characteristics ($V_{EE} = -5.2 \text{ V}$, $R_L = 50 \Omega$ to -2.0 V, Tc = 0 to $+75^{\circ}\text{C}$)

Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test condition
Output voltage	V _{OH}	-1025	-955	-880	mV	Vin = V _{IHA} or V _{ILB}
	V _{OL}	-1810	-1715	-1620	mV	
Output threshold voltage	V _{OHC}	-1035			mV	$Vin = V_{IHB}$ or V_{ILA}
	V _{OLC}	-		-1610	mV	
Input voltage	V _{IH}	-1165		-880	mV	Guaranteed input voltage High/low for all inputs
	V _{IL}	-1810		-1475	mV	— Thighnow for all impotes
Input current	I _{IH}			220	μΑ	Vin = V _{IHA}
	I _{IL}	0.5		170	μΑ	Vin = V _{ILB} CS
		 50			μА	Others
Supply current	IEE	-200			mA	All outputs open

AC Characteristics ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $Tc = 0 \text{ to } +75^{\circ}\text{C}$)

Read Mode

Item	Symbol	Min	Тур	Max	Unit	Test condition
Chip select access time	^t ACS			10	ns	
Chip select recovery time	^t RCS	-		10	ns	
Address access time	t _{AA}			15	ns	

Write Mode

Item	Symbol	Min	Тур	Max	Unit	Test condition
Write pulse width	t _W	9			ns	t _{WSA} = t _{WSA} min
Data setup time	twsp	3			ns	
Data hold	twHD	3			ns	
Address setup time	t _{WSA}	3			ns	t _W = t _W min
Address hold time	t _{WHA}	3			ns	
Chip select setup time	twscs	3			ns	
Chip select hold time	twHCS	3			ns	
Write disable time	t _{WS}			15	ns	
Write recovery time	t _{WR}	-		18	ns	

Rise/Fall Time

item	Symbol	Min	Тур	Max	Unit	Test condition
Output rise time	t _r		1.5		ns	
Output fall time	t _f		1.5		ns	


Capacitance


Item	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin		3		pF	
Output capacitance	Cout		5		pF	

Test Circuit and Waveforms


Loading Condition

Input Pulse





Write Mode



1,048,576-word × 1-bit Random Access Memory

The Hitachi HM101510 is ECL 100 K compatible, 1,048,576 words by 1 bits read/write random access memory developed for high speed systems.


Features

- 1,048,576-words $\times 1$ bit organization
- Fully compatible with 100 K ECL level
- 0.8 µm Hi-BiCMOS process
- Address access Time: 15 ns max
- Write pulse width: 9 ns min
- Low power dissipation: 700 mW typ
- Output obtainable by wired-OR (open emitter)

Ordering Information

Type No.	Access time	Package
HM101510F-15	15 ns	28 pin ceramic flat (30 mil lead pitch) (FG-28DB)


Pin Arrangement



Pin Description

Function
Address input
Data input
Data output
Write enable
Chip select
Ground
Supply voltage

Block Diagram



Function Table

Input			0.11	•		
CS	WE	Din	Output	Mode		
Н	X*1	X*1	L	Not selected		
L	L	L	L	Write "0"		
L	L	Н	L	Write "1"		
L	Н	X*1	Dout* ²	Read		

Notes: 1. Irrelevant

2. Read out noninvert

Absolute Maximum Rating (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V
Input voltage	Vin	+0.5 to V _{EE}	V
Output current	lout	-30	mA
Storage temperature	Tstg	-65 to +150	°C
Storage temperature	Tstg (Bias)*1	-55 to +125	°C

Note: 1. Under bias ($V_{EE} = -6.0 \text{ V min}$)

DC Characteristics ($V_{EE} = -5.2 \text{ V}$, $R_L = 50 \Omega$ to -2.0 V, Tc = 0 to $+75^{\circ}\text{C}$)

Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test condition
Outrotustians	V _{OH}	-1025	-955	-880	mV	Vin = V _{IHA} or V _{ILB}
Output voltage	V _{OL}	-1810	-1715	-1620	mV	AIL = AIHY OL AILB
	V _{OHC}	-1035		_	mV	Vin = V _{IHB} or V _{ILA}
Output threshold voltage	V _{OLC}			-1610	mV	AIII — AIHB OL AILA
Input voltage	V _{IH}	-1165		-880	mV	Guaranteed input voltage
	V _{IL}	-1810		-1475	mV	High/low for all input
	I _{IH}			220	μΑ	Vin = V _{IHA}
Input current	I _{IL}	0.5		170	μA	Vin = V _{ILB}
		-50			μΑ	Others
Supply current	IEE	-180	-		mA	All outputs open


AC Characteristics ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $T_{C} = 0 \text{ to } +75^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	Test condition
Chip select access time	t _{ACS}		_	10	ns	
Chip select recovery time	t _{RCS}			10	ns	
Address access time	t _{AA}			15	ns	


						HM101510 Serie
Write Mode						
Item	Symbol	Min	Тур	Max	Unit	Test condition
Write pulse width	t _W	9		-	ns	t _{WSA} = t _{WSA} min
Data setup time	twsp	3			ns	
Data hold	twHD	3			ns	
Address setup time	t _{WSA}	3			ns	t _W = t _W min
Address hold time	^t WHA	3			ns	
Chip select setup time	twscs	3		<u></u>	ns	
Chip select hold time	^t whcs	3	7	Charge	ns	
Write disable time	tws		-	15	ns	
Write recovery time	t _{WR}			18	ns	
Rise/Fall Time						
Item	Symbol	Min	Тур	Max	Unit	Test condition
Output rise time	t _r		1.5		ns	
Output fall time	t _f		1.5		ns	
Capacitance			·		Maria de la companya	
tem	Symbol	Min	Тур	Max	Unit	Test condition
nput capacitance	Cin		3		pF	
Output capacitance	Cout		5		pF	


Test Circuit and Waveforms

Loading Condition




Input Pulse





Write Mode



262,144-word \times 4-bit / 524,288-word \times 2-bit Random Access Memory

The Hitachi HM101513 is ECL 100 K compatible, reconfigarable 262,144 words by 4 bits or 524,288 words by 2 bits read/write random access memory developed for high speed systems. With the DI1/MODE pin held at $V_{\rm EE}$, the organization becomes from 256 k \times 4 to 512 k \times 2.


Features

- Reconfigaratible 262,144-words × 4 bit/524,288-words × 2 bit organization
- Fully compatible with 100 K ECL level
- 0.8 µm Hi-BiCMOS process
- Address access time: 15 ns max
- Write pulse width: 9 ns min
- Low power dissipation: 800 mW typ

Ordering Information

Туре No.	Access time	Package
HM101513F-15	15 ns	32-pin ceramic flat (30 mil lead pitch)

Pin Arrangement




Pin Description

Pin name	Function
A0 – A18	Address input
DI0 – DI3	Data input
DO0 – DO3, DO0 – DO1	Data output
WE	Write enable
CS	Chip select
V _{CC}	Ground
V _{EE}	Supply voltage
MODE	Mode select

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

Block Diagram



Function Table

Input

CS	WE	Din	Output	Output	Mode
Н	X*1	X*1	L	Н	Not selected
L	L	L	L	Н	Write "0"
L	L	Н	L	Н	Write "1"
L	Н	X*1	Dout*2	Dout*3	Read

Notes: 1. Irrelevant.

2. Read out noninvert.

3. Read out invert.

Absolute Maximum Rating (Ta = 25°C)

Item	Symbol	Rating	Unit
Supply voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V
Input voltage	Vin	+0.5 to V _{EE}	V
Output current	lout	-30	mA
Storage temperature	Tstg	-65 to +150	°C
Storage temperature	Tstg (Bias)*1	-55 to +125	°C

Note: 1. Under bias ($V_{EE} = -6.0 \text{ V min}$).

DC Characteristics ($V_{EE} = -5.2 \text{ V}$, $R_L = 50 \Omega$ to -2.0 V, $T_C = 0$ to $+75^{\circ}\text{C}$)

Item	Symbol	Min (B)	Тур	Max (A)	Unit	Test condition	on in the contract of the cont
Output voltage	V _{OH}	-1025	-955	-880	mV	Vin = V _{IHA} or V _{ILB}	
	V _{OL}	-1810	-1715	-1620	mV		
Output threshold voltage	V _{OHC}	-1035		-	mV	Vin = V _{IHB} or	V _{ILA}
	V _{OLC}	-	-	-1610	mV		
Input voltage	V _{IH}	-1165		-880	mV	Guaranteed input voltage High/low for all inputs	
	V _{IL}	-1810		-1475	mV		
Input current	I _{IH}		-	220	μА	Vin = V _{IHA}	
	I _{IL}	0.5		170	μА	Vin = V _{ILB}	CS
		- 50			μА		Others
Supply current	IEE	-200			mA	All outputs open	

AC Characteristics ($V_{EE} = -5.2~V \pm 5\%$, Tc = 0 to $+75^{\circ}C$) Read Mode

Item	Symbol	Min	Тур	Max	Unit	Test condition
Chip select access time	tACS			10	ns	
Chip select recovery time	t _{RCS}			10	ns	
Address access time	t _{AA}			15	ns	

Write Mode

Item	Symbol	Min	Тур	Max	Unit	Test condition
Write pulse width	t _W	9			ns	t _{WSA} = t _{WSA} min
Data setup time	twsp	3			ns	
Data hold	t _{WHD}	3			ns	
Address setup time	^t wsa	3		12 to 1	ns	t _W = t _W min
Address hold time	twha	3			ns	
Chip select setup time	twscs	3			ns	
Chip select hold time	twhcs	3			ns	
Write disable time	tws			15	ns	
Write recovery time	t _{WR}			18	ns	

Rise/Fall Time


Item	Symbol	Min	Тур	Max	Unit	Test condition
Output rise time	t _r		1.5		ns	
Output fall time	t _f	-	1.5		ns	

Capacitance


Item	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin		3		pF	
Output capacitance	Cout		5		pF	


Test Circuit and Waveforms

Loading Condition




Input Pulse





Write Mode



262,144-words \times 4-bits Fully Decoded Random Access Memory

Description

The HM101515 is ECL 100K compatible, 262,144-word by 4-bit read/write random access memory developed for high speed systems such as scratch pads and control/buffer storage.


Features

- $262,144 \times 4$ -bit organization
- Fully compatible with 100K ECL level
- Address access time: 15 ns (max)
- Write pulse width: 9 ns
- Low power dissipation: 800 mW (typ)
- · Common I/O

Ordering Information

Type No.	Access Time	Package
HM101515F-15	15 ns	32-pin ceramic flat (30-mil lead pitch) (FG-32D)


Pin Arrangement



Pin Description

Function
Address input
Data input/output
Write enable
Chip select
Output enable
Ground
Supply voltage

Block Diagram



Function Table

Input			1/0		
cs	WE	OE	DI	DO	Mode
Н	x	×	×	L	Not selected
L	L	Х	L	L	Write 0
L	L	Х	Н	L	Write 1
L	Н	L	L	DI (Note)	Read
L	Н	Н	Х	L	Output disable

x: Don't care

Note: Write data = Read data

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	V _{EE} to V _{CC}	+0.5 to -7.0	V
Input voltage	Vin	+0.5 to V _{EE}	V
Output current	lout	-30	mA
Storage temperature	Tstg	-65 to +150	°C
Storage temperature (bias)	Tstg (Bias) (Note)	-55 to +125	°C

Note: Under bias ($V_{EE} = -6.0 \text{ V min.}$)

Electrical Characteristics

DC Characteristics (V_{EE} = –5.2 V, R_L = 50 Ω to –2.0 V, Tc = 0 to +75°C)

Item	Symbol	Min	Тур	Max	Unit	Test Condition		
Output voltage	V _{OH}	-1025	-955	-880	mV	$V_{in} = V_{IH}(max) c$	or V _{IL} (min)	
	V _{OL}	-1810	-1715	-1620	mV			
Output threshold voltage	V _{OHC}	-1035			mV	$V_{in} = V_{IH}(min) \text{ or } V_{IL}(max)$		
	V _{OLC}			-1610	mV			
Input voltage	V _{IH}	-1165		-880	mV	Guaranteed input voltage high/low for all inputs		
	V_{IL}	-1810		-1475	mV			
Input current	I _{IH}			220	μΑ	$V_{in} = V_{IH}(max)$		
	I _{IL}	0.5		170	μΑ	$V_{in} = V_{IL}(min)$	CS, OE	
		50			μΑ		Others	
Supply current	I _{EE}	-200			mA	All outputs open		

AC Characteristics ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $T_{C} = 0 \text{ to } +75^{\circ}\text{C}$)

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Chip select access time	t _{ACS}			10	ns	
Chip select recovery time	t _{RCS}			10	ns	
Address access time	t _{AA}			15	ns	
Output enable access time	t _{AOE}		_	10	ns	
Output enable recovery time	t _{ROE}			10	ns	

Write Mode

Item	Symbol	Min	Тур	Max	Unit	Test condition
Write pulse width	t _W	9			ns	t _{WSA} = t _{WSA} min
Data setup time	t _{WSD}	9			ns	
Data hold	t _{WHD}	3			ns	
Address setup time	t _{WSA}	3			ns	t _W = t _W min
Address hold time	t _{WHA}	3			ns	
Chip select setup time	twscs	3			ns	
Chip select hold time	twncs	3			ns	
Write disable time	t _{WS}			15	ns	
Write recovery time	t _{WR}	-		18	ns	
Address setup time	t _{CSA}	3			ns	CS control
Address hold time	t _{CHA}	3			ns	CS control
Write pulse width	t _{CW}	9			ns	CS control

Rise/Fall Time

ltem	Symbol	Min	Тур	Max	Unit	Test Condition
Output rise time	t _r		1.5		ns	
Output fall time	t _f	-	1.5		ns	


Capacitance

Item	Symbol	Min	Тур	Max	Unit	Test Condition
Input capacitance	Cin		3		pF	
Output capacitance	Cout		5		рF	


AC Test Condition

Test Circuit V_{CC} (GND) M.U.T. Dout V_{EE} V_{EE

Input Pulse




Timing Waveforms




Write Mode


OE Control




CS Control



WE Control



Write Disable Mode



HITACHI IC Memory Data Book No.1 SRAM, SRAM Module, PSRAM, AS Memory and ECL RAM

Publication Date: 1st Edition, March 1983

9th Edition, March 1992

Published by:

Worldwide Product Marketing Operations

Semiconductor and IC Div.

Hitachi, Ltd.

Edited by:

Application Engineering Dept.

Hitachi Microcomputer System, Ltd.

Copyright © Hitachi, Ltd. 1983. All rights reserved. Printed in Japan

HITACHI, LTD. SEMICONDUCTOR AND INTEGRATED CIRCUITS DIVISION SALES OFFICE

HEAD QUARTERS

Semiconductor & IC Div. Karukozaka MN Bldg., 2-1, Ageba-cho, Shinjuku-ku, Tokyo 162, Japan

Tel: Tokyo (03) 3266-9376 Fax: (03) 3235-2375

USA

Headquarters

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1819

Tel: 415-589-8300 Fax: 415-583-4207

Northwest Regional Office

1900 McCarthy Boulevard Milpitas, CA. 95131 Tel: 408-954-8100

Fax: 408-954-0499

Southwest Regional Office

18300 Von Karman Avenue, Suite 730

Irvine, CA. 92715 Tel: 714-553-8500 Fax: 714-553-8561

South Central Regional Office

2 Lincoln Centre, Suite 865 5420 LBJ Freeway Dallas, TX. 75240

Tel: 214-991-4510 Fax: 214-991-6151

Mid Atlantic Regional Office

1700 Galloping Hill Road Kenilworth, NJ. 07033 Tel: 201-245-6400

Fax: 201-245-6071

North Central Regional Office

500 Park Boulevard, Suite 415 Itasca. IL. 60143

Tel: 312-773-4864 Fax: 312-773-9006

Northeast Regional Office

77 Bedford St. Burlington, MA. 01803 Tel: 617-229-2150

Fax: 617-229-6554

Automotive Regional Office

6 Parklane Boulevard, Suite 558

Dearborn, MI. 48126 Tel: 313-271-4410 Fax: 313-271-5707

EUROPE (CE) Headquarters

Hitachi Europe GmbH Electronic Components Div. Central Europe Headquarters Hans-Pinsel-Straße 10A

8013 Haar bei München, F. R. Germany

Tel: 089-46140 Fax: 089-463068

Branch Office

Hitachi Europe GmbH Electronic Components Div. Central Europe Headquarters Breslauer Straße 6

4040 Neuss 1, F. R. Germany Tel: 02101-15027 to 9 Fax: 02101-10513

Hitachi Europe GmbH Electronic Components Div. Central Europe Headquarters Verkaufsbüro Stuttgart

Fabrikstraße 17

7024 Filderstadt 4, F. R. Germany

Tel: 0711-772011 Fax: 0711-7775116

Hitachi Europe GmbH Electronic Components Div. Bureau de représentation en France Immeuble "Les Gemeaux"

2, Rue Antoine Etex F-94020 Creteil Cedex, France

Tel: 1-43394500 Fax: 1-43398493

Hitachi Europe GmbH Electronic Components Div. 00158 Roma

Via Pescosolido, 154, Italy Tel: 06-4510146, 4510147

Fax: 06-4510148

Hitachi Europe GmbH Electronic Components Div. Via L. Rizzo 8

I-20151 Milano, Italy Tel: 02-33404180

Fax: 02-33404152

EUROPE (NE) Headquarters

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom

Tel: 0628-585000 Fax: 0628-778322

Branch Office

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Haukadalsgatan 10
Box 1062, S-164 21 Kista, Sweden

Tel: 08-751-0035 Fax: 08-751-5073

ASIA

Headquarters

Hitachi Asia Pte. Ltd. 78 Shenton Way #11-01 Singapore 0207

Tel: 221-6131, 7355 Fax: 225-4225, 221-4474

Branch Office

Hitachi Asia Pte. Ltd.
Taipei Branch Office
9 th Fl. –1 No.64, Tun–Hwa N. Road
Taipei Financial Center
Taipei, Taiwan

Tel: 02-741-4021 to 6 Fax: 02-752-1567

ASIA(HK) Headquarters

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City Canton Road, Tsimshatsui, Kowloon Hong Kong

Tel: 7359218 Fax: 7306071

Branch Office

Hitachi Asia (Hong Kong) Ltd. Seoul Branch Office 18 Floor Kukje Center Building 191, 2-Ka, Hanggang–Ro Yongsan-Ku, Seoul, Korea

Tel: 796-3115, 3647 to 8

Fax: 796-2145

Hitachi Asia (Hong Kong) Ltd. Beijing Office Room 1412, Beijing Fortune Building, 5 Dong San Huan Bei-lu, Chaoyang District, Beijing People's Republic of China

Tel: 501-4351-4 Fax: 501-4350

HITACHI